NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Synopsys Delivers Industry's First SAS 24G Verification IP for Enterprise Storage Systems
First Verification IP Product Line That Includes All SAS Interface Speed Configurations
MOUNTAIN VIEW, Calif. -- Feb. 1, 2016 -- Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of the industry's first verification IP (VIP) to support the Serial-attached SCSI (SAS) 24G standard, making it the first VIP product line to support all SAS interface speed configurations. With increasing demands for the storage, backup and transmission of data, enterprise storage systems are challenged to rapidly transmit data across devices. Synopsys VC VIP for SAS delivers a comprehensive VIP solution for all SAS designs including the newly introduced 24G standard, enabling system-on-chip (SoC) teams to accelerate verification closure.
Synopsys' VC VIP for SAS 24G uses a SystemVerilog, UVM-compliant interface for ease of integration into verification environments and for optimal performance. Synopsys VIP is capable of switching speed configurations dynamically at run time and includes an extensive and customizable set of frame generation and error injection capabilities, enabling significant productivity gains for SoC teams.
"We continue to expand our next-generation Verification IP solutions with the latest protocols and specifications, enabling design teams to deliver the most advanced SoCs," said Vikas Gautam, group director of VIP R&D and corporate applications for the Synopsys Verification Group. "With the addition of SAS 24G VIP, we further extend our broad offering in the storage space."
Availability
Synopsys VC VIP for SAS supporting all interface speed configurations is available today as a standalone product, as well as being included in the Synopsys VC VIP Library and the Verification Compiler™ products.
About Synopsys Verification IP
Synopsys VC VIP, based on its next-generation architecture and implemented in native SystemVerilog and UVM, offers native performance, native debug with Verdi® Protocol Analyzer, ease of use, complete configurability and comprehensive coverage. These capabilities substantially increase user productivity for one of the most difficult and time-consuming aspects of SoC design and verification. The Synopsys VC VIP library includes a broad portfolio of interface, bus and memory protocols. More information is available at www.synopsys.com/vip.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Delivers Industry's First Ethernet 800G Verification IP for Next-Generation Networking and Communications Systems
- Synopsys Delivers Industry's First USB4 Subsystem Verification Solution, VIP, and Test Suite for High-performance USB Architecture
- Synopsys Delivers Industry's First Complete UFS 3.0 IP Solution for High-Performance Embedded and Removable Storage
- Synopsys Delivers Industry's First USB 3.2 Verification IP and Test Suite for Higher Performance USB Designs
- Synopsys Delivers Industry's First Verification IP for Ethernet 200G
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |