NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Noesis Technologies releases a fully configurable FFT/IFFT processor
February 8, 2016 -- Noesis Technologies announced today the immediate availability of its fully configurable FFT/IFFT processor (ntFFT). ntFFT core is a fully configurable solution that performs the FFT and IFFT transform. It is on-the-fly programmable in terms of transform size and type. It supports complex input/output and the results are output in normal order. It exhibits a highly parameterizable/scalable design using generic I/O fixed point precision and generic internal calculations precision. The core uses fixed-point 2’s complement arithmetic with internal auto scaling to avoid arithmetic overflow and simplify dynamic range management.
The ntFFT IP Core employs a revolutionary parameterized architecture where the user can fine tune the level of data-path parallelism in order to achieve the optimum trade-off between silicon resources and throughput rate. The implementation is portable to various silicon technologies, with a simple interface for easy integration in SoC applications. The ntFFT core can be used in a variety of applications, including but not limited to communication systems, spectrum analysis, OFDM modems, image processing, defense receivers and signal monitoring, medical and scientific instruments etc.
License options and availability
ntFFT is available under a flexible licensing scheme as parameterizable VHDL or Verilog source code or as a fixed netlist in various FPGA target technologies.
About Noesis Technologies
Noesis Technologies P.C. is a Silicon IP provider specialized in hardware implementation of high computational complexity telecom algorithms and development of disruptive technologies for the IoT market. Our hardware accelerator IP solutions allow telecom system developers to significantly off load demanding tasks from the CPU and to drastically decrease execution time thus boosting the overall system performance. Our IP cores present an industry leading combination of high performance, low power and low die-area, as well as easy customization for adaptability to a wide range of applications. Noesis offers a complete portfolio of Forward Error Correction IP core solutions that includes Reed Solomon Codecs, Viterbi Decoders, Turbo Product and Turbo Convolutional Codecs, LDPC Codecs, BCH codecs, (De)Interleavers, Channel Emulators. The company additionally offers a range of cores in the areas of security, networking, audio/voice compression, telecom DSP including a complete OFDM baseband processor. Noesis Technologies is an export-oriented company. Noesis Technologies is a Xilinx Alliance Member and an official IP Core Designer for Turbo Coding technology. Its customer list includes U.S.A, Europe, Canada, Taiwan and India based companies active in telecom, defense and aerospace sectors. For further information please visit our web site http://www.noesis-tech.com . For more information and detailed datasheets please email your request at info@noesis-tech.com.
|
Noesis Technologies Hot IP
Related News
- Noesis Technologies releases fully configurable N-point FFT/IFFT core
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Noesis Technologies Releases Fully Configurable Interleaver-Deinterleaver IP
- Noesis Technologies releases its XTS mode AES processor IP Core
- Imperas releases new RISC-V verification product that changes the fabric of processor DV
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |