The Dolphin Integration's DELTA standard for voltage regulators breaks the habits for 40 nm IoT SoCs
Grenoble, France – February 22, 2016 -- The optimization of a Power Management Network (PMNet): it is no longer about PMIC or embedded PMU efficiency on Watts, but now, about the waste of energy for the whole SoC in mW for IoT.
IoT is all about wireless communication, which demands dealing with two major noise issues:
- the ripple loop with the HF-RF, disturbed by the inner frequency of the switching regulator (DC-DC)
- the noise propagation from the logic blocks, such as application processors, at diverse frequencies aggravated by DVFS
Making the right choices for embedding PMNets into System-on-Chips (SoC) is thus challenging and might result in contradictions for the integrator.
To satisfy the growing number of ultra low-power SoCs targeting 40 nm, Dolphin Integration now provides its Reduced Power Kit Library, fully compliant with the DELTA standard, to facilitate, optimize and secure the implementation of the Power Management Network.
The Reduced Power Kit Library (RPKL) at 40 nm encompasses a « kernel » of voltage regulators to cover most SoC requirements: high-efficiency switching regulator, low noise linear regulator, ultra-low quiescent linear regulator...
Per the DELTA rules, each type of voltage regulator is spanning the standardized Interfaces for Distribution of Power (IDP) to support any kind of conventional input voltage of a SoC (from 1.8 V up to 5.5 V USB), and to supply loads from 3.3 V down to 0.55 V with a maximum current up to 500 mA.
- eSR-Niagara : this switching regulator provides the best compromise between power savings (down to a mere 5 % of energy wasted) and small silicon area.
- qLR-Aubrey: this ultra-low quiescent current Linear Regulator, with an Iq of 150 nA including the voltage reference, is ideal to supply loads up to a total of 1 mA, as embedded in the Always-on Power Domain.
- nLR-Charny: this ultra low noise linear regulator supplies sensitive Analog converters or RF loads, with a PSSR as low as – 70 dB at 10 kHz, and with 50 μVRMS total integrated noise in the whole bandwidth.
- iLR-Victoria: this linear regulator is best for downstream regulation of logic loads or conventional analog loads. It combines small area with fast load transient and a fast wake-up time.
- Retention Alternative Regulator (RAR): This regulator is ideal to support power islands of a SoC with the lowest waste of energy in each power mode: active and retention down to 0.55 V.
To be progressively enriched.
The compliance with the Delta Standard is essential to implement the PMNet of any SoC for:
- Providing designers with proven voltage regulators
- Securing the integration by ensuring the correct matching of the regulators and their loads thanks to relevant specifications and advanced views
- Avoiding iterative design loops by defining a fair distribution between regulator accuracy, IR-drop and load/line transient effects
To go further in the low-power SoC optimization, Dolphin Integration provides all the Foundation and Feature IPs to implement a diversity of power domains:
- Logic power domains with libraries of memories and standard cells, low power microcontrollers and cache controller.
- Analog power domains with audio converters.
- Always-on power domains with ultra low power standard cells, low power oscillators and wake-up triggers.
Together with the Fabric IP named Maestro for the fast implementation of the control network in order to safely turn on and off the power domains of the SoC.
About Dolphin Integration
Dolphin Integration contributes to "enabling low-power Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with high-density Silicon IP components best at low-power consumption.
The "Foundation IP" of this offering involves innovative libraries of standard cells, register files and memory generators. The "Fabric IP" of voltage regulators, Power Island Construction Kits and their control network MAESTRO enable a flexible assembly with their loads. They especially star the "Feature IP": from high-resolution converters for audio and measurement applications to power-optimized 8 or 16 and 32 bit micro-controllers.
Over 30 years of experience in the integration of silicon IP components, providing services for ASIC/SoC design and fabrication with its own EDA solutions, make Dolphin Integration a genuine one-stop shop addressing all customers' needs for specific requests.
It is not just one more supplier of Technology, but the provider of the DOLPHIN INTEGRATION know-how!
The company strives to incessantly innovate for its customers’ success, which has led to two strong differentiators:
- state-of-the-art “panoplies of Semiconductor IP components” for high-performance applications securing the most competitive SoC architectural solutions,
- a team of Integration and Application Engineers supporting each user’s need for optimal application schematics, demonstrated through EDA solutions enabling early performance assessments.
Its social responsibility has been from the start focused on the design of integrated circuits with low-power consumption, placing the company in the best position to now contribute to new applications for general power savings through the emergence of the Internet of Things.
|
Dolphin Design Hot IP
Related News
- PixArt Imaging selects voltage regulators IPs from Dolphin Integration for its ultra-low power MCU Sensor in 40 nm
- Dolphin Integration reveals the standard power kit library DELTA to ease the deployment of an optimal power management network into a SoC
- Dolphin Integration enrich their Reusable Power Kit Library DELTA with Linear Regulators optimized for noise sensitive applications
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
Breaking News
- Arm Total Design Ignites Growing Ecosystem of Arm-based Silicon for a Sustainable AI Datacenter
- Codasip unveils versatile automotive-grade embedded RISC-V core
- Arteris Network-on-Chip Tiling Innovation Accelerates Semiconductor Designs for AI Applications
- CEA-Leti Launches OpenTRNG, an Open-Source Project For True Random Number Generators Using Ring-Oscillator-Based Architectures
- Agile Analog announces MoU to support new Southern Taiwan IC Design Industry
Most Popular
- September foundry sales: a tale of differing fortunes
- Intel, TSMC to detail 2nm processes at IEDM
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
E-mail This Article | Printer-Friendly Page |