1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Synopsys Delivers Unified Analog and Mixed-Signal Debug with Verdi Advanced AMS Debug Solution
Extends Verdi's Market-Leading SoC Debug Platform with Comprehensive and Automated AMS Debug Capabilities
MOUNTAIN VIEW, Calif., Feb. 23, 2016 -- Synopsys, Inc. (NASDAQ: SNPS), today announced the availability of its Verdi® Advanced AMS debug solution. With today's mixed-signal system-on-chip (SoC) designs combining analog and digital components in complex design architectures, Synopsys' Verdi Advanced AMS debug solution enables SoC teams to seamlessly debug co-simulation of analog, digital and mixed-signal subsystems within a unified debug environment, saving valuable verification cycles, increasing overall productivity and accelerating verification closure.
Synopsys' Verdi Advanced AMS debug solution extends the capabilities of the market-leading Verdi SoC debug platform, recognized for being optimized, scalable and easy to use. Fully integrated with all Verdi debug views, Verdi Advanced AMS provides users with comprehensive hierarchical and schematic views of both the analog and digital portions of their designs. It enables seamless debug of the interfaces between analog and digital designs with dedicated interface element windows and automated tracing across analog and digital blocks. Additionally, it simplifies the painful, tedious and manual process of co-simulation setup for both initial and incremental simulation runs, with an intuitive graphical setup interface within Verdi. Current and voltage annotations across all design views, and synchronized waveform comparison enable faster analysis, while integration with Synopsys' Custom WaveView™ solution offers analog teams more advanced analog measurement and analysis capabilities in a familiar environment. Verdi Advanced AMS debug supports analog, digital or mixed-signal on-top configurations with language support for SystemVerilog, Verilog, VHDL, Verilog-A, SPICE and other industry standard modeling languages and formats, including UPF for low-power mixed-signal verification. Interoperable with all major simulation solutions including third-party as well as Synopsys' VCS® and VCS AMS solutions, Verdi Advanced AMS Debug fits easily into existing analog and mixed-signal verification flows.
"With the convergence of analog and digital designs in today's complex SoCs, SoC teams are challenged to debug these designs in a timely and effective way," said Yu-Chin Hsu, vice president of R&D in Synopsys Verification Group. "Through the addition of Verdi Advanced AMS Debug to the market-leading Verdi SoC Debug Platform, we enable these teams to address this challenge head-on and achieve accelerated time-to-market."
Availability & Resources
Verdi Advanced AMS Debug is in limited customer availability (LCA) and is also included as part of Synopsys' Verification Compiler™ product which is available today.
For more information on Synopsys' Verdi Advanced AMS debug, visit:
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Knowlent Brings Advanced Analog/Mixed-Signal Verification Environment to Users of Synopsys Discovery AMS solutions
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- UMC and Cadence Collaborate on Analog/Mixed-Signal Flow for 22ULP/ULL Process Technologies
- Synopsys Awarded DARPA ERI Contract Extension for Analog/Mixed-Signal Emulation Technology Innovation
- Silicon Creations Selects Mentor Graphics Software for High-Performance Analog and Mixed-Signal IP Verification
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |