Sidense Exhibiting at TSMC 2016 North American Technology Symposiums
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
March 7, 2016 -- Ottawa, Canada and San Jose, Calif. -- Sidense will be exhibiting at the North American TSMC Technology Symposiums (San Jose, CA, Austin, TX and Boston, MA). Stop by the Sidense booth to find out how low-cost, secure and reliable 1T-OTP non-volatile memory (NVM) IP, available from 180nm to 20nm including HV and BCD process nodes, can be a key component in your Smart Connected designs.
Where and When
San Jose, CA
Tuesday, March 15, 8:30AM - 5:45PM
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95113
Booth 201
Boston, MA
Tuesday, March 22, 8:30AM - 5:30PM
Marriott Burlington Boston
One Burlington Mall Road
Burlington, MA, 01803
Austin, TX
Thursday, April 16, 8:30AM-5:30PM
Four Seasons
98 San Jacinto Boulevard
Austin, TX 78701
For more information or to schedule a meeting with Sidense please contact:
Jim Lipman (jim@sidense.com, 925-606-1370) for San Jose and Tom Shield (tschild@sidense.com, 425-442-7376) for Boston or Austin.
About Sidense Corp.
Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 120 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.
Over 150 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution for more than 500 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
About the TSMC Technology Symposiums
The 22nd annual TSMC Technology Symposium provides first-hand updates on TSMC's advanced and specialty technologies, advanced backend capabilities and future development plans.
|
Related News
- Sidense Exhibiting at TSMC 2017 North American Technology Symposiums
- Sidense Exhibiting at TSMC 2015 North American Technology Symposiums
- Sidense Exhibiting at TSMC 2014 North American Technology Symposiums
- Sidense Exhibiting Secure and Reliable 1T-OTP at TSMC 2016 China and Taiwan Symposiums
- TSMC FINFLEX™, N2 Process Innovations Debut at 2022 North American Technology Symposium
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |