Physical verification tool makes direct mask link
Physical verification tool makes direct mask link
By Michael Santarini, EE Times
October 2, 2001 (3:11 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011002S0082
SAN MATEO, Calif. Mentor Graphics Corp. is developing an option to its Calibre physical verification tool that will allow engineers who create masks with Calibre to bypass using Numerical Technologies' CATS tool and directly send layout information to mask writers. Joseph Sawicki, general manager of the Calibre Business Unit at Mentor, said the direct link to mask writers preserves layout hierarchy and allows mask writers to more efficiently process large designs. Sawicki explained that mask data preparation (MDP) has become a serious bottleneck in the semiconductor industry, because data volumes are increasing to unmanageable sizes. He said that if data is handled incorrectly or flattened too early in the process, as is commonly done with current methods, the volume of IC data can increase by a factor of 10 or more, staggering mask-writing and inspection time. "The option lets you take advantage of all the hierarchical processing Cal ibre does, but now further down in the tapeout cycle," said Sawicki. "The tool outputs to a Mebes machine. That means that all the layer derivations, sizing operations and the like can be done hierarchically, which allows engineers to get rid of week-long run-times." Sawicki said that the tool will allow engineers to bypass using Numerical Technologies' Computer Aided Transcription System (CATS) fracturing tool and all its proprietary formats. The CATS tool takes in GDSII design data and converts it into the data formats needed to drive machines that write, measure and inspect masks and wafers. Sawicki said that the new MDP option is currently in beta and should be available for the mass market by mid 2002.
Related News
- UMC Certifies Synopsys IC Validator Physical Verification Tool for 28 nm
- TSMC Adopts Mentor Graphics Calibre Physical Verification Tool Into Its SoC Design Flow
- Cadence Extends Collaboration with TSMC and Microsoft to Advance Giga-Scale Physical Verification in the Cloud
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |