NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Kandou Licenses Glasswing SerDes Technology to Marvell
Glasswing Low Power SerDes Ideal for Short Chip-to-Chip Links
LAUSANNE, SWITZERLAND– March 29, 2016 - Kandou Bus announced today that their Glasswing™ chip-to-chip link technology has been licensed by Marvell Technology Group for use in a variety of future multi-chip products. Based on Kandou’s CNRZ-5 Chord™ signaling architecture, Glasswing delivers high bandwidth signaling at very low power and is ideally suited for short links inside and outside a package. Glasswing is the world’s first SerDes proven in silicon that is capable of delivering 1Tbps bandwidth at <1 watt, paving the way for fundamental architectural shifts in power savings in devices ranging from cell phones to enterprise and high-performance computing platforms.
“Marvell provides a wide variety of world-class consumer and enterprise silicon solutions and we are excited to collaborate with them to realize the capabilities of our Chord signaling technology,” said Amin Shokrollahi, Founder and CEO of Kandou. “Marvell’s leadership in low-power, complex system-on-chip design architecture and its system-level expertise are well known. Marvell and Kandou share a vision to provide system architects unprecedented flexibility to optimize for performance, power, signal integrity and cost.”
“We are very proud of this collaboration and believe that our work with Kandou further reflects our leadership in chip design,” said Dr. Zining Wu, Chief Technology Officer at Marvell Semiconductor, Inc. “Glasswing provides a high-speed interconnect with ultra-low power consumption that is ideal for our products. Glasswing’s technology is designed to enable the combination of multiple chips in a single package or multiple packages and provide an optimal mix of die in different process nodes, helping to usher in the new era of silicon photonics.”
The version of Chord signaling employed in Glasswing, called CNRZ-5 coding, delivers 5 bits over 6 correlated wires for a total bandwidth of 125Gbps per channel. Total link power consumption of Glasswing built in TSMC’s 16nmFF foundry process is about 700 femtojoules/bit. The link achieves a BER of < 10-15 or better at the targeted data rate of 25GBaud.
|
Related News
- Kandou Announces Availability of Glasswing USR SerDes IP
- Kandou Delivers One Terabit Per Second of Chip-to-Chip Bandwidth at Less Than One Watt
- Marvell Announces Industry's First 112G 5nm SerDes Solution for Scaling Cloud Data Center Infrastructure
- Coherent Logix Selects Kandou's SerDes IP for its Low-Power, High-Performance C-Programmable Processors
- eSilicon Licenses Industry-Leading SiFive E2 Core IP for Next-Generation SerDes IP
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |