MIPI C-PHY v2.0 D-PHY v2.1 RX 3 trios/4 Lanes in TSMC (N5, N3)
Arasan Announces Ultra Low Gate count, Ultra Low Latency Soundwire IP Core
Arasan Chip Systems, Inc. the leader in Mobile Storage IP announces its second generation of MIPI Soundwire IP Cores targeting Ultra Portable Devices.
San Jose, CA April 7, 2016 -- Arasan Chip Systems, the leading provide of Semiconductor IP for the Mobile market today announced the availability of its second generation Soundwire Host IP and Soundwire Device IP Cores. The cores have been designed with an ultra small footprint, with ultra low latency and power consumption to meet the demands of ultraportable devices like Bluetooth headphones, IoT’s and a wide array of mobile devices.
Arasan’s Soundwire IP has been fully validated using Verification IP from Industry Leaders to ensure compliance to the Soundwire Specifications and Interoperability across emerging Soundwire devices. Arasan was the industry’s first company to demonstrate Soundwire technology, which it did so at the MIPI Conference in Seattle during Q1 2015. Arasan’s Soundwire Host & Device platforms are available to early adopters in the form of a Hardware Development Kit (HDK) for interoperability testing with their own internal designs. Arasan’s goal is to ensure that a complete ecosystems to ensure the compliant soundwire products in the market.
Arasan is an early contributor member of the MIPI Alliance with proactive participation in different working groups since 2005, while being first out the door with IP’s for multiple MIPI specifications. “We are happy to see Arasan continue to drive the MIPI ecosystem and compliance with its Semiconductor IP and Systems.” said Joel Huloux, Chairman of the Board of MIPI Alliance.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile storage and connectivity applications. Arasan licensees include leading IDM and Fabless semiconductor companies and system manufacturers.
Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for MIPI, USB, UFS, SD, SDIO, MMC/eMMC, UFS, and many other popular standards. Arasan’s Total IP products serve system architects and chip design teams in mobile, gaming and desktop computing systems that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
More than one billion ICs have shipped with Arasan IP.
Arasan is also please to announce new sales support in Japan, provided by Stability Co, Ltd.
About Stability
Stability Co. Ltd
20F Yokohama Landmark Tower
2-2-1 Minatomirai Nishi-ku Yokohama, Kanagawa 220-8120, Japan
Toll-Free number:0120-725-710
Contact: Arasan_Support@stability.jp
About the MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. Founded in 2003, the organization has more than 275 member companies worldwide, more than 15 active working groups, and has delivered more than 45 specifications within the mobile ecosystem in the last decade. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP providers, test and test equipment companies, as well as camera, tablet and laptop manufacturers. MIPI® CSI-2, C-PHY and D-PHY are trademarks, service marks, registered trademarks, and/or registered service marks owned by MIPI Alliance. All other trademarks, service marks, registered trademarks, and registered service marks are the property of their respective owners. For more information, please visit http://www.mipi.org.
|
Arasan Chip Systems Hot IP
Related News
- POSEDGE announces Ultra Speed, High Performance, and Low Gate Count SD/SDIO/eMMC Host Controller IP
- Arasan announces the immediate availability of its Ultra Low Power MIPI D-PHY IP Compliant to D-PHY Specification v1.20 for TSMC 22nm SoC Designs
- MuxLab Leverages intoPIX's Ultra Low Latency JPEG 2000 to Manage 4K60 on 1GbE Networks
- Aldec and Tamba Networks Release Ultra Low Latency Ethernet Solution for UltraScale+ FPGA at The Trading Show 2018
- Sencore adopts intoPIX JPEG2000 Ultra Low Latency technology
Breaking News
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Panasonic Automotive Systems and Arm Partner to Standardize Software-Defined Vehicles
- Ceva, Inc. Announces Third Quarter 2024 Financial Results
- Logic Fruit Technologies Launches JESD204D Transmitter and Receiver IP - Advancing High-Bandwidth Data Solutions
- Sondrel announces that it is opening up its library of IP for licensing
Most Popular
- Tessolve to Acquire Germany's Dream Chip Technologies
- Jolt Capital buys and invests in Dolphin Design's carved-out mixed-signal IP activities
- Ceva, Inc. Announces Third Quarter 2024 Financial Results
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- Sondrel announces that it is opening up its library of IP for licensing
E-mail This Article | Printer-Friendly Page |