English
Voltage Domain Interfacing Cells for use between power domains using core transistors.
Cypress Semiconductor Corp utilizes Aceic Design Technologies for their BLE verification Requirements
Apr. 19, 2016 – Aceic is happy to announce that Cypress Semiconductor Corp, market leader in high-performance embedded systems, mixed-signal and programmable solutions, is utilizing Aceic consulting expertise in verification . Aceic, with its vast experience in verifying complex wireless chips and with its expertise in niche Bluetooth Low Energy area, will provide verification consulting services for verifying a highly programmable systems, programmable SoCs
|
||||||
Related News
- Mentor Graphics Questa Functional Verification Platform Selected by Cypress Semiconductor
- Sankalp Semiconductor Pvt. Ltd. Gets a New State-of-the-art HQ
- Synopsys and TSMC Collaborate for Certification on 5nm Process Technologies to Address Next-generation HPC, Mobile Design Requirements
- Veriest kick-starts Formal Verification methodology at Valens
- HCL Technologies to acquire Sankalp Semiconductor to enhance leadership in the semiconductors and industrial IoT spaces
Breaking News
- Arm Responds to RISC-V, and More
- GLOBALFOUNDRIES Acquires Smartcom's PDK Engineering Team to Expand Worldwide Design Enablement Capacity
- 2019 Microprocessor Slump Snaps Nine Years of Record Sales
- Samsung Introduces Advanced Automotive Foundry Solutions Tailored to EMEA Market at Samsung Foundry Forum 2019 Munich
- GLOBALFOUNDRIES and Racyics GmbH Demonstrate Ultra-Low-Power Microcontroller for the Internet of Things
Most Popular
- Synopsys, Arm, and Samsung Foundry Enable Accelerated Development of Next-Generation Arm "Hercules" Processor on 5LPE Process
- Arm Announces Custom Instructions for embedded CPUs and Mbed OS Partner Governance
- GLOBALFOUNDRIES Qualifies Synopsys Fusion Design Platform on 12LP FinFET Platform
- GLOBALFOUNDRIES Brings New Level of Security and Protection on 22FDX Platform for Connected Systems
- Achronix, Cisco, Facebook, Netronome, NXP and zGlue Collaborate on Proof-of-Concept for Chiplet Solutions as Part of OCP ODSA Subproject
|
E-mail This Article | 
|
|
Printer-Friendly Page |