Synopsys Delivers Next-Generation Verification IP for Micron's Hybrid Memory Cube Architecture
Native SystemVerilog VIP Enables Ease of Development for HMC Solutions
MOUNTAIN VIEW, Calif., May 2, 2016 -- Synopsys, Inc. (NASDAQ: SNPS) today announced the availability of its next-generation Verification IP (VIP) for Micron's Hybrid Memory Cube (HMC) architecture. The HMC architecture offers a high performance, low cost memory solution, with 70 percent less energy utilization than existing DRAM technologies. Synopsys VC VIP for HMC enables the design of next-generation high-speed memory technologies with ease of use, fast integration and optimum performance, resulting in accelerated verification closure.
Synopsys VC VIP for HMC uses a next-generation native SystemVerilog Universal Verification Methodology (UVM) architecture that enables ease of integration within existing verification environments to accelerate time to first test. VC VIP for HMC is integrated with Synopsys' Verdi® Protocol Analyzer's memory-aware graphical debug solution and features advanced debug ports for easy and fast debug. Built-in coverage and verification plans are also included to speed up verification coverage closure.
"We continue to collaborate extensively with leading-edge companies as the latest protocols are developed, to deliver increased performance and features," said Vikas Gautam, group director of VIP R&D and corporate applications for the Synopsys Verification Group. "With the introduction of Synopsys HMC VIP to support Micron's HMC products, we provide SoC teams with access to the latest specifications and capabilities for accelerated verification closure of next-generation high speed memory designs."
Availability & Resources
VC VIP for HMC is available today as a standalone product, and as part of the Synopsys VIP Library. For more information, visit www.synopsys.com/vip.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Open-Silicon and Micron Align to Deliver Next-Generation Memory Technology
- Synopsys Delivers Industry's First Ethernet 800G Verification IP for Next-Generation Networking and Communications Systems
- Synopsys Announces Industry's First DDR5 NVDIMM-P Verification IP for Next-generation Storage-class Memory Designs
- Synopsys Delivers Industry's First Ethernet 400G Verification IP for Next-Generation Networking and Communications Systems
- Synopsys Announces Industry's First JEDEC DDR5 Verification IP for Next-Generation DRAM/DIMM Designs
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |