NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Attopsemi Published a Paper in ICMTS 2016, Yokohama, Japan
Hsinchu, Taiwan – May 2, 2016 – Attopsemi published a paper “Ultra-small and Ultra-reliable Innovative Fuse Scalable from 0.35um to 28nm” in 2016 International Conference on Microelectronic Test Structures (ICMTS). ICMTS was held in March 28 to 31, 2016 in Yokohama Japan and is the only conference dedicated to semiconductor test structures.
In the well-received paper, Attopsemi showed her I-fuse™, a fuse-based OTP, is programmed below a critical current. Based on collected data from 0.35um to 28nm fabricated with different materials such as WSi2, TiSi2, CoSi2, NiSi, and metal gates, the critical current is proven as the on-set of thermal run away. If a fuse is programmed below the critical current, the programming behavior is deterministic, controllable, and can be modeled precisely by physical laws as heat generation and dissipation. On the other hand, if a fuse is programmed above the critical current, as the conventional eFuse does, the programming behavior is like an explosion. The debris created after explosion can micro-bridge again and becomes shorts to cause long term reliability issues. Programmed below the critical current, I-fuse™ can easily pass the conventional 150oC HTS and 125oC HTOL for 1,000 hours, Moreover, I-fuse™ showed the OTP can pass 300oC for 4,290 hours with less than 10% of cell current changes.
Please refer to the following links for more information.
http://www.if.t.u-tokyo.ac.jp:8080/program#Memories
About Attopsemi Technology
Founded in 2010, Attopsemi Technology is dedicated to developing and licensing fuse-based One-Time Programmable (OTP) IP to all CMOS process technologies from 0.7um to 7nm and beyond with various silicided polysilicon and HKMG technologies. Attopsemi provides the best possible OTP solutions for all merits in small size, high quality, high reliability, low power, high speed, wide temperature and high data security. Attopsemi's proprietary I-fuse™ OTP technologies have been proven in numerous CMOS technologies and in several silicon foundries.
|
Attopsemi Technology Hot IP
1x64 Bits OTP (One-Time Programmable) IP, Globa-Foundr--- 22nmFDX 0.8V/1.8V Proc ...
32x8 Bits OTP (One-Time Programmable) IP, TSM- 0.18μm Mixed-Signal 1.8V/3.3V Pr ...
512x8 Bits OTP (One-Time Programmable) IP, GLOBA-FOUNDR--- 0.13um BCD 1.5V/5V Pr ...
4Kx8 Bits OTP (One-Time Programmable) IP, TSM- 0.18µm 1.8V/5V Mixed-Signal Proc ...
Related News
- Attopsemi Technology Published a Paper for the IEEE S3S Conference in October 16-19 2017, San Francisco
- Attopsemi Released White Paper "I-fuse - Most Reliable and Fully Testable OTP"
- Attopsemi Technology Attended 4th Japan SOI Symposium and Presented a Talk "I-fuse: A Disruptive OTP Technology"
- Xilinx Demonstrates 16nm Heterogeneous Multi-Processing SoC Solutions for ADAS Applications at CAR-ELE Japan 2016
- Innotech represents Cosmic Circuits in TSMC Symposium in Yokohama, Japan on 29th June 2012
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |