IEEE Releases the Accellera SystemC AMS Standard as IEEE 1666.1-2016
The standard will be available as part of the Accellera-sponsored IEEE Get Program
Elk Grove, Calif., May 3, 2016-- Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that SystemC AMS (Analog/Mixed Signal) has been released by the IEEE Standards Association (IEEE-SA) as IEEE 1666.1™-2016. It is available for download at no charge under the Accellera-sponsored IEEE Get Program.
About SystemC AMS
The SystemC AMS standard provides unique capabilities for the design and modeling of analog/mixed-signal applications at higher levels of design abstraction. The SystemC AMS extensions define a uniform and standardized modeling approach that can be used in combination with digitally-oriented SystemC-based design methods, supporting a design refinement methodology for functional modeling, architecture exploration, and virtual prototyping of embedded analog/mixed-signal systems.
“We are very proud of the efforts of the SystemC AMS Working Group in getting the standard to this significant milestone,” commented Shishpal Rawat, chair of Accellera. “The SystemC AMS language standard is the result of years of active development and use, and as it transitions to IEEE 1666.1-2016, we look forward to its continued adoption worldwide under the IEEE Get Program.”
"Standards help to accelerate innovation and product development,” stated Konstantinos Karachalios, managing director of IEEE-SA. “As an international organization, we are committed to developing and making available standards that benefit the worldwide electronics industry. As part of our partnership with Accellera, we are pleased to release IEEE 1666.1-2016 under the Accellera-sponsored IEEE Get Program to maximize its adoption within the design automation industry.”
Since its inception in 2010, the Accellera-sponsored IEEE Get Program has resulted in more than 60,000 downloads, providing no-cost access of electronic design and verification standards to engineers and chip designers worldwide. The IEEE-SA and Accellera recently extended their partnership for an additional 10 years to include a total of 10 standards, with IEEE 1666.1-2016 being the first addition under the expanded agreement. IEEE 1666.1™-2016 is available for download at no cost.
About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership. Follow @accellera on Twitter or to comment, please use #accellera. Accellera Global Sponsors are: ARM, Cadence, Mentor Graphics and Synopsys.
|
Related News
- Accellera Systems Initiative completes SystemC AMS 2.0 standard for mixed-signal design of electronic systems
- Accellera Systems Initiative Announces IEEE 1666 SystemC Language Standard for Electronic System-Level Design Is Available for Download at No Charge
- SystemC Ecosystem gets boost with Accellera's new SystemC CCI 1.0 Standard
- Accellera Systems Initiative advances the SystemC ecosystem with a new core language library
- Accellera Systems Initiative advances the SystemC ecosystem with new releases of the core language and verification libraries
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |