H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
Moortec to exhibit at next week's TSMC China Technology Symposium
May 13, 2016 -- As a member of the TSMC IP Alliance, Moortec Semiconductor will be attending the TSMC 2016 China Technology Symposium which is taking place next Tuesday in Shenzhen.
Why not come and meet us at booth 29 and discuss in person how your advanced node System on Chip (SoC) programme can benefit from Moortec’s high performance analog IP?
Specialising in embedded Process, Voltage and Temperature (PVT) sensors, Energy Optimisation Sub-systems (EOS) and Global Device Monitoring (GDM) for advanced nodes, Moortec’s IP enables SoC designs to be performance optimised and monitored on a per die basis.
Moortec specialises in the following IP solutions:
- PVT Monitoring IP – ‘Lift the lid’ on conditions on-chip for performance optimisation and reliability. High accuracy on-chip thermal sensing, supply monitoring and process type discovery at 28nm and FinFET. For Dynamic Frequency and Voltage Scaling (DVFS), device life-time reliability, device characterisation and thermal profiling.
- Energy Optimisation IP – Optimise device power consumption or optimise data throughput with Moortec’s EOS sub-system. Achieve by monitors sensing the device’s embedded conditions. Available for advanced nodes with AMBA APB, iJTAG, I2C and SPI interfacing.
- Global Device Monitoring – Provision for deeper in-field monitoring.
To arrange a meeting with Moortec Semiconductor at this event to discuss your analogue IP requirements please contact: ramsay.allen@moortec.com
|
Related News
- Moortec to exhibit at the 2017 TSMC China Technology Symposium in Shanghai
- Moortec to Showcase its PVT Monitoring IP at TSMC China Technology Symposium
- Moortec to exhibit at the TSMC Europe Open Innovation Platform Ecosystem Forum & Technology Symposium
- Moortec to exhibit their embedded In-Chip Monitoring Subsystem IP at the 2017 TSMC China OIP Ecosystem Forum in Shenzhen
- Moortec to exhibit at the 2017 TSMC Europe OIP Ecosystem Forum and Technology Symposium in Amsterdam
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |