Arteris Ncore Cache Coherent Interconnect IP is Implemented by NXP
Cache coherent IP combined with resilience features enables functional safety for heterogeneous cache coherent systems-on-chip (SoC)
CAMPBELL, Calif. - May 24, 2016 - Arteris Inc., the innovative supplier of silicon-proven commercial system-on-chip (SoC) interconnect IP, today announced that NXP Semiconductors has licensed Ncore cache coherent interconnect IP for use in its SoCs.
The design teams at NXP have been long-time users of Arteris IP, having first licensed Arteris FlexNoC interconnect IP in 2011 and successfully implemented FlexNoC interconnects in its QorIQ network processing platform. The first implementation of Ncore interconnect IP in NXP is in heterogeneous cache coherent SoCs for next generation automotive MCU's and processors.
"We chose Ncore interconnect IP because of its outstanding configurability and flexibility, allowing us to create highly differentiated cache coherent SoCs using processors and accelerator IP optimized for the application," said Benny Chang, Vice President of R&D for NXP's Automotive MCU and Processors Business Line. "Having precise control over the configuration of coherent agent ports, memory interfaces, and snoop filters helps us make more power- and area-efficient SoC's. The distributed hardware architecture allows for a more efficient physical design by easing back-end placement and timing closure."
"NXP's innovative use of Ncore IP for its next generation automotive MCU's and processors is an example of how heterogeneous cache coherent SoC design will change due to state-of-the-art on-chip interconnect technologies," said K. Charles Janac, President and CEO of Arteris. "Arteris is happy that our Ncore cache coherent IP is allowing unprecedented efficiency and differentiation for future automotive technologies."
About Arteris
Arteris, Inc. provides system-on-chip (SoC) interconnect IP and tools to accelerate SoC semiconductor assembly for a wide range of applications. Rapid semiconductor designer adoption by customers such as Samsung, Huawei / Hisilicon, Mobileye, Altera, and Texas Instruments has resulted in Arteris being the only semiconductor IP company to be ranked in the Inc. 500 and Deloitte Technology Fast 500 lists in 2012 and 2013. Customer results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. More information can be found at www.arteris.com.
|
Arteris Hot IP
Related News
- Silicon-Proven Arteris IP Ncore Cache Coherent Interconnect Implemented in Toshiba ISO 26262-Compliant ADAS Chip
- Arteris and SiFive Deliver Pre-verified Solution for the Datacenter Market
- Arteris Expands Automotive Solutions for Armv9 Architecture CPUs
- Arteris Expands Ncore Cache Coherent Interconnect IP To Accelerate Leading-Edge Electronics Designs
- Arteris Ncore Cache Coherent Interconnect IP Certified for ISO 26262 Automotive Functional Safety Standard
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |