English
Arastu Systems' DFI 3.1 compatible and validated DDR4 Controller Core for increased system performance and reliability
June 7th, 2016, San Jose, CA – Arastu Systems, a company that specializes in developing IPs in the Memory and Networking area today announced its DDR4 DRAM Memory Controller considering the need for higher performing, higher densities memories in applications pertaining to Data Center and Enterprise market. The IP is compliant to popular industry standards as well customized for specific customer’s needs.
The controller is designed as per JEDEC standard JESD79-4A and works seamlessly with our partner’s DFI PHY or DFI 3.1 compatible PHY from any other vendor. The design IP is developed using standard synthesizable RTL and supports data rates up to 3200 MT/s. Thereby, increasing the DRAM performance up to 50% over the predecessors. Additionally, it also supports multiple power saving modes that includes Low Power Auto Self Refresh (LPASR) which helps saving power close to 35% from previous versions.
The design IP supports features such as CRC computation across the data bus for error detection, parity generation for command/address bus to verify the integrity. It provides seamless error recovery which reduces the complexity of error recovery process in contrast to earlier DDR versions. It also supports Error Correction Code (ECC) which helps in correcting single bit error, and is imperative in applications such as spacecraft communication where reliability is a key factor.
”Technologies such as Cloud Computing, Virtualization and High-Performance Computing requires high-capacity and highly-reliable memory subsystems” said Umesh Patel, CEO and Founder, Arastu Systems. “We are assisting our customers with our robust, self-contained and highly modular DDR4 and the upcoming DDR3/4 combo solution”.
For more information, please reach us at, marcom@arastusystems.com.
About Arastu Systems:
Arastu Systems is a new age technology company focused at delivering customized IP products and related services in the memory and networking area. The company provides a comprehensive solution with its robust and flexible DRAM products that enable customers to meet their specific memory needs. Moreover, Arastu also offers Ethernet solutions that cater to applications with low latency requirements. Arastu Systems understands the customer’s pain points and therefore believe in forging relationships by providing customized solutions to meet their requirements. The company is based in San Jose, California and also has a design center in Ahmedabad, India. For more information, please visit our website at, www.arastusystems.com.
|
||||||
Related News
- Arastu Systems announces DFI 4.0 compatible and validated LPDDR4 DRAM Memory Controller
- Pixelworks Selects Uniquify's DDR Memory Controller Subsystem IP for System Performance, Field Reliability in its 4Kx2K Ultra High Definition TVs, Digital Projector Solutions
- Webinar : USB 3.1 Gen2 Device Controller IP Core usage in Intel Quartus Prime Pro
- Moortec Drives Optimised Performance & Increased Device Reliability on TSMC's N5 and N5P Process Technologies with its Complete In-Chip Monitoring Subsystem
- Moortec's 28nm Embedded Thermal Sensing Solution selected by InnoGrit to Optimise Performance and Reliability in their latest SSD Controller Chip
Breaking News
- Axiomise Launches Next-Generation formalISA App for RISC-V Processors
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
- NVIDIA Collaborates With SoftBank Corp. to Power SoftBank's Next-Gen Data Centers Using Grace Hopper Superchip for Generative AI and 5G/6G
- UltraRISC Selects Valtrix STING for Verification of RISC-V SoC Designs
- The game-changing addition of intoPIX JPEG XS codec by Providius heralds a new era of IP media analysis
Most Popular
- Intel Foundry Services Ushers in a New Era
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
- Nanusens announces that it can now create ASICs with embedded sensors
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Industry Leaders Launch RISE to Accelerate the Development of Open Source Software for RISC-V
|
E-mail This Article | 
|
|
Printer-Friendly Page |