Dolphin Integration and IBM accelerate mixed signal SoC verification through "dynamic Specification Rule Checking"
GRENOBLE, France - September the 24th, 2002 - Thanks to its competencies both as a Virtual Component provider and as an EDA provider, Dolphin Integration provides its customers with innovative solutions to facilitate the integration and verification of Virtual Components within a System-on-Chip.
IBM's FoCs which is a converter from the Sugar assertion language to the Verilog and Vhdl design languages, combined with Dolphin's SMASH, a single engine mixed signal multi level simulator, enables designers to develop checkers in SUGAR and integrate them both in Verilog and VHDL simulations.
It thereby provides assertion checks beyond the mere testbench and enabling verification throughout SoC integration. Furthermore, the non exhaustiveness of behavioral models is no longer a problem as rules which are too difficult to verify in the models can now be provided as add-on checkers, for instance to verify that synchronisation signals meet the specifications.
Thus, SUGAR checkers extend the SMASH Platinum simulator dynamic Electrical Rules Checking to dynamic Specification Rule Checking (dSRC(TM)), paving the way for future extensions to analog & mixed signal verification.
More information on :
http://www.dolphin-integration.com/medal/smash/smash_flash.html
|
Dolphin Design Hot IP
Related News
- Cadence Expands System and SoC Verification Offerings to Accelerate System Integration and Reduce Time to Market
- DOLPHIN Integration -- A mixed signal Circuit ''out of the ordinary'' right on first Silicon
- DOLPHIN Integration: a mixed signal Circuit ''out of the ordinary'' Right on first Silicon
- Keil and Dolphin Integration launch Hardware / Software coverification for mixed signal systems-on-chip and MEMS applications around 8051 processors
- TNI-Valiosys and Verisity Join Forces to Deliver a Combined Static and Dynamic Verification Sub-flow; Integration Boosts the Quality and Time-to-Market of SOC Designs
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |