NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Truechip adds another new customer for USB 3.1 Verification Solution
June 23, 2016 – Truechip Solutions Pvt Ltd (“Truechip”), the Verification IP specialist, today announced that it had shipped its USB3.1 Verification IP to Silabtech Pvt. Ltd. (“Silabtech”) for verification of its USB3.1 Phy.
Both the companies have collaborated to build a platform which ensures quick delivery of comprehensively verified and high performance USB3.1 solutions for their customers. The platform ensures high quality with random, directed and error test suites and full functional and code coverage.
“Silabtech is a Phy Solution Company focused on providing reliable and high performance Phy solutions. They are well suited to benefit from our Comprehensive Verification IP (CVIP) Platform,” remarked Nitin Kishore, chief executive officer (CEO) of Truechip.
“We evaluated several suppliers and found Truechip’s USB3.1 CVIP to be the ideal solution according to our criteria of ease of integration, good error reporting and strong protocol checkers. Also the customer support that we got has been the best in class.” said Gopalkrishna Nayak, VP Engineering at Silabtech Pvt. Ltd.
More information about Truechip and its CVIP platform can be found at www.truechip.net. Further details on Silabtech are available at www.silabtech.com
About Truechip
Truechip, the Verification IP specialist, is a leading provider of design and verification solutions which help to accelerate hardware designs, lowering cost and risks associated in the development of application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs) and SoCs. Truechip is a privately held company with a global footprint and experienced leadership team. Truechip is also a member of MIPI Alliance and provides Verification IPs compliant to MIPI Standards.
About Silabtech
SilabTech is a silicon fabless company that was established in 2012 to bring innovative design approaches to the ever increasing challenge of chip-to-chip and backplane high speed connectivity. The company has a track record of building high speed SERDES IP cores and in integrating them at chip top level. SilabTech specializes in low power processes and advance nodes such as 28 & 40nm. Among the company customers are top multinational fabless IC companies, system companies and ASIC design houses.
|
Truechip Solutions Hot Verification IP
Related News
- Truechip Announces First Customer Shipment of USB 3.1 Verification IP Supporting Hardware Emulation Platforms
- Truechip announces first customer shipment of USB 3.1 and UFS 2.0 VIP to early adoption partners
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
- Sibridge Technologies announces customer adoption of USB 3.1 Verification IP
- ASMedia Technologies Demonstrates Industry's First SuperSpeed USB 10 Gbps (USB 3.1) Silicon ASM1352R (USB3.1 to SATA6G with RAID) at Intel Developer Forum
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |