eMemory's NeoEE Solution Facilitates Module Integration for Fingerprint Applications
Hsinchu, Taiwan (July 13, 2016) – eMemory announces today that in addition to offering NeoBit IP to enhance fingerprint ICs security, its NeoEE solution for fingerprint applications has also been embedded in customer products for volume production. NeoEE IP, an embedded logic multiple-time programmable (MTP) solution, is an excellent replacement for the portable EEPROM IC and further facilitates fingerprint module integration. Its features of low voltage operation and low power consumption during programming have enhanced the flexibility of both design and testing phases. NeoEE IPs with a variety of macro specifications are now available in 0.18um to 0.153um logic process platforms for fingerprint applications.
MTP memory is highly demanded for fingerprint applications because it enables superior product performance through trimming and comprehensive settings that identify different types of features. Moreover, the readiness for data access during power-on periods before the chip is enabled and the feature of low power consumption for writing parameters are also required for the MTP solutions.
NeoEE IPs feature low voltage operation and low power programming, which offer fingerprint clients an excellent MTP solution that fulfills power domain and consumption needs while integrating MTP functions with the main module by embedding NeoEE IP in the logic process.
“The tendency towards efficient module integration to add product value is apparent,” said Dr. Evans Yang, Vice President of Marketing and Strategy at eMemory. “eMemory’s floating gate family—NeoBit, NeoEE, and NeoMTP—facilitates module integration because of its availability in logic process. Especially for fingerprint model integration, the NeoEE IP will play a key role in replacing the portable EEPROM solution.”
High growth in demand for fingerprint IC is expected because fingerprint ICs are being integrated in both smartphone products and other products with user identification functions. Thus, we anticipate that demand for the NeoEE IP will increase significantly.
About eMemory:
eMemory (Stock Code: 3529) is a global leader in logic process embedded non-volatile memory (eNVM) silicon IP. Since established in 2000, eMemory has been devoted to research and development of innovative technologies, offering the industry’s most comprehensive platforms of patented eNVM IP solutions include NeoBit (OTP Silicon IP), NeoFuse (Anti-Fuse OTP Silicon IP), NeoMTP (1,000+ Times Programmable Silicon IP), NeoFlash (10,000+ Times Programmable Silicon IP), and NeoEE (100,000+ Times Programmable Silicon IP) to semiconductor foundries, integrated devices manufacturers (IDMs) and fabless design houses worldwide. eMemory’s eNVM silicon IPs support a wide range of applications include trimming, function selection, code storage, parameter setting, encryption, and identification setting. The company has the world’s largest NVM engineering team and prides itself on providing partners a full-service solution that sees the integration of eMemory eNVM IP from initial design stages through fabrication. For more information about eMemory, please visit www.ememory.com.tw.
|
eMemory Technology Hot IP
Related News
- eMemory's NeoEE Technology Advanced into BCD Process Platform, Augment P-Gamma Silicon Intellectual Property Product Range and Accelerate the Integration Power Management ICs
- Over 100,000 Wafers Embedded with eMemory's NeoEE IP Shipped
- Fingerprint Application Opens up Market Demands for eMemory's Logic NVM IP Solutions
- eMemory's NeoEE SIP Qualified for 2.4GHz RF Product Application
- eMemory's NeoEE achieves verification, targets NFC applications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |