RISC-V-based AI IP development for enhanced training and inference
ARM Acquisition: What's In It for SoftBank?
Junko Yoshida, EETimes
7/19/2016 00:01 AM EDT
MADISON, Wis.—For proof that SoftBank is no ordinary Japanese conglomerate, look no further than its just-announced acquisition of ARM. Masayoshi Son, the smart, opinionated and hands-on CEO of SoftBank Group has constantly surprised the financial market with audacious bets like this.
Yes, SoftBank is Japanese, but it’s a company that defies the stuffy stereotype. It doesn’t subscribe to such Japanese traditions as snail’d-pace decision-making, bureaucratic quagmires, endless “internal” discussions, insular thinking and the ultimate paralysis of indecision.
To outsiders, though, the most vexing question about SoftBank’s deal with ARM is SoftBank itself.
Who are these guys and what’s in it for them? Put more bluntly, why does plunking down $32 billion for ARM really make sense for SoftBank?
E-mail This Article | Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
- What does Renesas' acquisition of PCB toolmaker Altium mean?
- Now Gelsinger is gone, what is Intel's Plan B?
- NVIDIA Collaborates With SoftBank Corp. to Power SoftBank's Next-Gen Data Centers Using Grace Hopper Superchip for Generative AI and 5G/6G
- NVIDIA and SoftBank Group Announce Termination of NVIDIA's Acquisition of Arm Limited
- What's driving the acquisitions in the analog design realm?
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?