IP-Maker to showcase OLTP SQL acceleration
Reaching 200,000 transactions per minutes on a low cost server
August 10, 2016, Santa Clara, CA: IP-Maker, the NVMe expert startup, showcased its new SQL acceleration demo at Flash Memory Summit, reaching 200k+ transactions per minutes (TPM) on a low cost server, leading in a very efficient performance/cost/power consumption configuration.
"We used to highlight the low latency IOPS of our NVMe technology in the past years, today we demonstrate the performance benefits of our NVMe technology in a data center application, providing more value for our customers" said Mickael Guyard, Marketing Director at IP-Maker. "This example reaches more than 200k TPM, which is a great performance on such low cost server. The use of very fast NVMe drive for the logs eliminates the need of high cost server".
Data base is one of the most IO intensive applications. IP-Maker has deployed an OLTP example based on a low cost server running SQL Server 2016 and HammerDB using a TPC-C profile. The database file is located on a SATA SSD while the logs are located on the NVMe RAM reference design therefore removing the performance bottleneck on the logs IOs. The NVMe RAM drive is designed with the full hardware NVMe from IP-Maker integrated in a Xilinx Virtex 7 FPGA. This architecture does not require any embedded CPU nor software to manage the NVMe protocol, leading in NVMe compliant 10µs latency range drive.
About IP-Maker
IP-Maker is a leader in Intellectual Properties (IP) for high performance storage applications. IP- Maker's NVM Express (NVMe) technology provides a unique hardware accelerated solution that leverages the PCIe SSD performances, including ultra-low latency and high throughput. IP-Maker is a contributor to the NVMe specification. The ASIC and FPGA IP portfolio includes NVMe, Universal NandFlash Controller and ECC IP cores. The combination of the IP-Maker technology and its associate services dramatically cuts time-to-market.
|
Related News
- Intilop to Showcase their 40G-10G TCP-UDP Acceleration Technology and Solutions at MIT's Lincoln Labs
- IP-Maker to showcase new NVMe reference design at Flash Memory Summit
- Teledyne Lecroy and IP-Maker to showcase NVM Express functionalities at Flash Memory Summit
- Rianta Releases AES Crypto and HMAC Acceleration ASIC IP Cores
- Aldec Introduces Hardware Assisted RTL Simulation Acceleration for Microchip FPGA Designs
Breaking News
- Synopsys Delivers Breakthrough Performance with New ZeBu Empower Emulation System for Hardware-Software Power Verification
- CEVA's MotionEngine Smart TV Software Comes to More Smart TV brands via LG webOS
- Tianyihexin Licenses Codasip's L30 for Powering Intelligent Wearable Device Solutions
- Andes Technology and Rambus Collaborate to offer Secure Solution for MCU and IoT Applications
- RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension
Most Popular
- Proposed Arm Buyout: Huang on So Many Levels
- Imagination's GPU selected by StarFive to create high-performance, small and low-cost BeagleV RISC-V AI single board computer
- CEA-Leti & Dolphin Design Report FD-SOI Breakthrough that Boosts Operating Frequency by 450% and Reduces Power Consumption by 30%
- Moschip Unveils Focused Strategy For Turn-Key ASIC Solutions
- Samsung Foundry Certifies Synopsys IC Validator for 5nm and 4nm Advanced Process Technologies
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |