Intel to Accelerate Altera, Says CEO
Krzanich: ARM cores, long lead times OK
EE Times
8/18/2016 05:20 PM EDT
SAN FRANCISCO – Intel’s chief executive pledged to support of the former Altera’s base business including use of ARM cores and long product lead times at the first event of the merged x86 and FPGA makers. In a Q&A session he also provided some insights on the company’s acceleration strategy in light of its recent acquisition of startup Nervana.
“More than 50% of value if the [$16 billion Altera] acquisition was actually tied to growing Altera at a faster rate than it was growing,” said Brian Krzanich in the first ISDF event here.
As an example, Krzanich pledged to ship before the end of the year Altera’s flagship, the Stratix 10 FPGAs. It will wear the Intel brand and use both Intel’s 14nm process technology and be the first chip to use its embedded multi-die interconnect packaging technology.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related News
- Intel to invest $95bn in Europe over 10 years, says CEO
- ARM, TSMC lead Intel in SoC, says CEO East
- Intel CEO says the ARM way is no way to make money
- Intel Launches Altera, Its New Standalone FPGA Company
- Synopsys and Intel Foundry Accelerate Advanced Chip Designs with Synopsys IP and Certified EDA Flows for Intel 18A Process
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India