Microsoft Gives Peek at HoloLens Chip
EE Times
8/23/2016 08:40 AM EDT
CUPERTINO, Calif. — Microsoft gave the first peek inside the custom vision processor it designed for its HoloLens augmented reality headset. The chip handles a trillion pixel-operations/second in a power budget lower than the 4W Intel Atom-based Cherry Trail SoC that acts as its host processor.
The HoloLens processing unit (HPU) fuses input from five cameras, a depth sensor and motion sensor, compacting and sending it to the Intel SoC. It also recognizes gestures and maps environments including multiple rooms.
Microsoft described the guts of HoloLens earlier this year, but has not until now publicly detailed its HPU. The company evaluated merchant computer-vision chips including those from Movidius but found none that handled all its algorithms at its performance, latency and power targets.
The TSMC 28nm chip packs 24 Tensilica DSP cores and 8 Mbytes cache into a 12x12mm package with 65 million transistors. A GByte of LPDDR3 is included in the HPU’s package.
E-mail This Article | Printer-Friendly Page |
Related News
- TU Dresden Realized 28nm Low Power Test Chip with Tensilica Processor and RacyICs Power Management in GLOBALFOUNDRIES Process
- Tensilica Announces Diamond Standard 330HiFi, a Low-Power 24-bit Audio DSP
- Cadence Expands Tensilica Vision Family with Radar Accelerator and New DSPs Optimized for Automotive Applications
- Cadence Expands Tensilica IP Portfolio with New HiFi and Vision DSPs for Pervasive Intelligence and Edge AI Inference
- Cadence Extends Collaboration with TSMC and Microsoft to Advance Giga-Scale Physical Verification in the Cloud
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows