ArTile Thinks Entertainment with New SOC

ArTile Thinks Entertainment with New SOC
By Veronica Hendricks, iApplianceWeb
September 28, 2001 (7:39 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010928S0028

Targeting the convergence of consumer digital media and information applications, ArTile Microsystems has announced the first in a family of MIPS-based high-performance systems-on-chip (SOCs). The TMPR7901B incorporates a multimedia-enhanced RISC processor core with instruction and data cache memories, PCI and Ethernet interfaces, timers, and memory controllers in a single device. The TMPR7901B provides a starting point for developing high-end consumer devices that combine digital media and information access.

The 790X family starts with the C790, a 128-bit MIPS-compatible RISC processor core with multiply-accumulate and bit-manipulation instruction enhancements. On the TMPR7901B device, the core comes with dual 32-kbyte, 2-way set-associative caches for instruction and data on chip and a 1Gbyte SDRAM memory controller with DMA access for high-speed external memory access.

The device also has a dual 10/100 Mbps Ethernet MAC, two separate PCI c ontrollers (33 MHz and 66 MHz), and three 24-bit timer-counters. The presence of the PCI bus bridges on-chip solves a system bottleneck that has compromised the performance of other, two-chip solutions. A dual UART and a 16-line interrupt controller complete the TMPR7901's bundle.

Software support for the family is available for the Linux operating system, with plans to include Wind River VxWorks, QNX, and Windows CE in the near term. The Cygnus development tools, including the GNU tools, the GDB debugger, and GCC compiler, work with the core processor. ArTile also offers a debug monitor program and drivers for all on-chip peripherals.

The TMPR7901B is sampling 200 MHz versions now with production availability scheduled for 1Q 2002. The cost is under $40 (10k pieces) in a 420-pin PBGA package with price breaks for higher volumes.

Copyright © 2003 CMP Media, LLC | Privacy Statement