Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Chevin Technology releases 25G Ultra Low Latency MAC/PCS for Xilinx Virtex UltraScale FPGAs
September 15, 2016 -- Ilkley, UK -- Chevin Technology Limited is excited to add the Low Latency 25Gbit/s MAC/PCS IP product to its existing range of Ultra Low Latency IP cores. The 25G LL MAC/PCS combines Chevin Technology’s 25GMAC and 25GPCS IP cores to significantly increase the efficiency and rate of data transfer by providing lowest possible latency. The IEEE Std 802.3by-2016 compliant 25G LL MAC/PCS supports straightforward integration of 25Gbit/s Ethernet connectivity in Xilinx Virtex® UltraScale™ FPGAs.
25G LL MAC PCS + PMA | 25G MAC | 25G PCS + PMA | 25G PCS | 25G PCS without CC | |
Total Round Trip Time | 128 ns | 20.5 ns | 107.5 ns | 64 ns | 27.8 ns |
LUTS | 7930 | 2680 | 5250 | 5100 | 2283 |
*25G PCS core includes clock compensation (CC) logic for maximum functionality using Xilinx PMA (25Gbit transceivers)
Used individually, the 25G MAC has a round trip time (RTT) of only 20.5 ns, and the 25G LL PCS has a RTT of 107.5 ns. The combined 25G LL MAC/PCS transfers data at an impressive packet RTT of 128 ns on the Virtex® UltraScale™ FPGA. The cut-through mode operation minimizes latency, and the store-and-forward feature allows for minimum application load. The 25G LL MAC/PCS uses 7930 LUTs (MAC: 2680 LUTS, PCS: 5250 LUTS) and features Deficit Idle Count / Programmable IFG; Fault Management, BER monitoring; Statistics counters for parameters such as frames and bytes sent/received into size bins, FCS errors, and frame types. The FIFOs for clock compensation and clock domain conversion can be removed to achieve absolute minimum latency.
Available now, the 25G LL MAC/PCS is offered with a range of competitively priced licenses to suit the size and requirements of each project. Customers can evaluate the RTT for themselves using a bitfile on Chevin Technology’s eco-system partner Alpha Data’s ADM-PCIE-8V3 board. The 25G LL MAC/PCS is also compatible with Xilinx’s VCU108 board, and interoperates with the Mellanox MCX4121A-ACAT NIC. Deliverables include a reference design for Alpha Data’s ADM-PCIE-8V3 board, data sheet & user guide, compiled netlist, simulation test bench; build scripts for Vivado and integration support.
“The 25G ultra low latency MAC/PCS cores are a valuable addition to the range of Chevin Ethernet IP. The Chevin 25G IP running on the Alpha Data ADM-PCIE-8V3 provides a complete off-the-shelf foundation for exploiting the features of the Xilinx Virtex® UltraScale™ FPGA in accelerated networking applications. With proven performance, stability and interoperability, customers can design and deploy with confidence.”
David Miller, Managing Director, Alpha Data
About Chevin Technology
Chevin Technology has been supplying engineering design services since 2003, and offer high performance Low Latency IP Solutions for data storage & capture systems, signal processing systems, trade execution and monitoring, high performance computing & Big Data systems, and data mining. Chevin Technology is a member of the Xilinx Alliance Partnership. Visit www.chevintechnology.com for further information about our IP cores.
About Alpha Data
Established in 1993, Alpha Data is a world leader in high performance Xilinx FPGA based plug-in acceleration boards for Data Center applications. For more information on Alpha Data and its products, please visit www.alpha-data.com.
|
Chevin Technology Hot IP
Related News
- Enyx Premieres 25G TCP and UDP Offload Engines with Xilinx Virtex UltraScale+ 16nm FPGA on BittWare's XUPP3R PCIe Board
- Alpha Data has partnered with Chevin Technology to support low latency 10G Ethernet and UDP offload IP on the ADM-PCIE-KU3 Accelerator board with Xilinx Kintex Ultrascale FPGA
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- Aldec and Tamba Networks Release Ultra Low Latency Ethernet Solution for UltraScale+ FPGA at The Trading Show 2018
- Xilinx Announces Integration of 56G PAM4 Transceiver Technology into its Virtex UltraScale+ FPGAs
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |