Asiczen Releases its APB Verification IP
September 26, 2016 -- Asiczen Technologies announces the release of its UVM based APB verification IP. azAPB is fully compliant with AMBA APB specification. azAPB is a UVM based verification component (UVC) that can be used by IP and SOC makers to test their APB interface design effectively and quickly.
This easy-to-use UVC can be easily integrated to any UVM based environment and can be used to generate a variety of scenario without much effort. APB is designed for low bandwidth control accesses, for example register interfaces on system peripherals. This bus has an address and data phase similar to AHB, but a much reduced, low complexity signal list.
|
Related News
- Asiczen Releases its SMBus Verification IP
- Asiczen Releases its CAN Verification IP
- AMIQ EDA Releases Major Customer-Focused Product Line Update
- New Wave DV Releases Two New SOSA-Aligned 3U VPX ACAP (FPGA) Modules
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |