Asiczen Releases its APB Verification IP
September 26, 2016 -- Asiczen Technologies announces the release of its UVM based APB verification IP. azAPB is fully compliant with AMBA APB specification. azAPB is a UVM based verification component (UVC) that can be used by IP and SOC makers to test their APB interface design effectively and quickly.
This easy-to-use UVC can be easily integrated to any UVM based environment and can be used to generate a variety of scenario without much effort. APB is designed for low bandwidth control accesses, for example register interfaces on system peripherals. This bus has an address and data phase similar to AHB, but a much reduced, low complexity signal list.
|
Related News
- Asiczen Releases its SMBus Verification IP
- Asiczen Releases its CAN Verification IP
- New Wave DV Releases Two New SOSA-Aligned 3U VPX ACAP (FPGA) Modules
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- Imperas releases new RISC-V verification product that changes the fabric of processor DV
Breaking News
- Worldwide Silicon Wafer Shipments and Revenue Set New Records in 2022, SEMI Reports
- AI-designed Chips Reach Scale with First 100 Commercial Tape-outs Using Synopsys Technology
- Arm Q3 FY22 financial results
- ZeroPoint Technologies raises EUR 3.2 million in seed funding to reduce energy consumption of data centers by more than 25%
- QuickLogic Drives eFPGA Innovation with New Aurora™ Development Tool Suite
Most Popular
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |