Sonics to conduct "Energy Processing Units for Power-Sensitive Chip Designs" Seminar in Israel on Tuesday, November 8th
San Jose, Calif. – October 07, 2016 – Sonics, Inc., the world’s foremost supplier of on-chip network (NoC) technologies and services, today announced that it has developed the IP industry’s first Energy Processing Unit (EPU) based on the company’s ICE-Grain™ (Instant Control of Energy) Power Architecture originally introduced in 2015. Sonics’ ICE-G1™ product is a complete EPU enabling rapid design of system-on-chip (SoC) power architecture and implementation and verification of the resulting power management subsystem. ICE-G1 reduces chip power consumption up to 90 percent for both expert and first-time users.
About EPUs
Ad |
FlexNoC 5 Network-on-Chip (NoC) FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults. |
No amount of wasted energy is affordable in today’s electronic products. Designers know that their circuits are idle a significant fraction of time, but have no proven technology that exploits idle moments to save power. An EPU is a hardware subsystem that enables designers to better manage and control circuit idle time. Where the host processor (CPU) optimizes the active moments of the SoC components, the EPU optimizes the idle moments of the SoC components. By construction, an EPU delivers lower power consumption than software-controlled power management. EPUs possess the following characteristics:
- Fine-grained power partitioning maximizes SoC energy savings opportunities
- Autonomous hardware-based control provides orders of magnitude faster power up and power down than software-based control through a conventional processor
- Aggregation of architectural power savings techniques ensures minimum energy consumption
- Reprogrammable architecture supports optimization under varying operating conditions and enables observation-driven adaptation to the end system.
About the Seminar
The “Energy Processing Units for Power-Sensitive Chip Designs” seminar covers:
- Why power management is a MUST HAVE capability to successfully address power-sensitive application and market requirements
- Fundamentals of SOC power management
- Defining characteristics of an EPU
- Power savings results from real-world examples
- EPU for widely available, commercial 4K video decoder
- EPU for sensor designs without a host processor
- ICE-G1 technology overview and demonstration.
Seminar Date: Tuesday, November 8th, 9:00 am – 1:00 pm with lunch provided
Location: Bistro 56, Hashunit 2 | The Arena Mall, top floor, Herzlia, Israel
Presenters: Mr. Grant Pierce, CEO of Sonics; Dr. Drew Wingard, CTO of Sonics
Registration: Click here to attend or contact:
About Sonics, Inc.
Sonics, Inc. (Milpitas, Calif.) is the trusted leader in on-chip network (NoC) and power-management technologies used by the world’s top semiconductor and electronics product companies, including Broadcom®, Intel®, Marvell®, MediaTek, and Microchip®. Sonics was the first company to develop and commercialize NoCs, accelerating volume production of complex systems-on-chip (SoC) that contain multiple processor cores. Based on the ICE-Grain™ Power Architecture, Sonics’ ICE-G1™ is the industry’s first complete Energy Processing Unit (EPU), which enables rapid development of SoC power management subsystems. Sonics is also a catalyst for ongoing discussions about design methodology change via the Agile IC Methodology LinkedIn group. Sonics holds approximately 150 patent properties supporting customer products that have shipped more than four billion SoCs. For more information, visit sonicsinc.com.
|
Related News
- ICE-P3 EPU Upgrade Simplifies Control Of On-Chip And External Resources To Save More Power In SoC And MCU Designs
- QuantWare selected to deliver Quantum Processing Units for Israel's first functional quantum computer
- Sonics Develops Industry's First Energy Processing Unit Based on the ICE-Grain Power Architecture
- Kalray announces the availability of its new processor "Coolidge™2", the first DPU optimized for AI and data intensive processing
- Kalray Announces Production Launch of New "Coolidge™2" DPU Processor Optimized for AI and Intensive Data Processing
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |