ARM Fellow Surveys Moore's Law
Researcher remains upbeat despite challenges
Rick Merritt, EETimes
10/27/2016 02:00 AM EDT
SANTA CLARA, Calif. — Chip makers used to laugh at Greg Yeric’s idea for boosting Moore’s law. It was too difficult and risky. Now they’re researching it.
The experience of the ARM fellow is another sign that engineers are leaving no stone unturned in their efforts to keep making smaller, faster chips. Yeric expressed optimism for several more generations of semiconductors although he was frank about the challenges ahead, speaking in an interview after a keynote talk at the ARM Tech Con here.
Traditional cost reductions are coming more slowly as power savings and performance increases become harder to find, Yeric said in his talk. Engineers need to scan a wide field of new materials and processes and manage an increasing pace of change affecting the whole supply chain, he said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation