Creonic Delivers New CCSDS LDPC Forward Error Correction IP Core
Kaiserslautern, Germany, Nov. 10, 2016 – Creonic GmbH today announced immediate availability of the new CCSDS AR4JA LDPC encoder and decoder IP core, following initial delivery to the first customer. The new core provides block length and code rate flexibility, complementing the field-proven CCSDS LDPC (8160, 7136) encoder and decoder IP core. It extends Creonic’s broadest product portfolio of LDPC IP cores on the market.
The CCSDS AR4JA LDPC codes are well known for their outstanding error correction performance when compared to other LDPC-based standards. Even though the CCSDS standard is meant for satellite communication in the first place, the unique properties of the IP core makes it the ideal fit for further applications with highest demands on error correction performance.
The forward error correction solution allows for throughputs of more than 200 Mbit/s. Payload block lengths of 1,024, 4,096 and 16,384 bits are supported. Each block length supports code rates 1/2, 2/3 and 3/4, resulting in nine LDPC codes overall. The cores are equipped with easy-to-use AXI4-Stream interfaces.
The new CCSDS IP core is available for ASIC and FPGA (Xilinx and Altera) technologies either as plain or encrypted source code. In addition, the core comes with HDL simulation models, self-checking testbench, bit-accurate Matlab, C or C++ simulation model and comprehensive documentation.
For more information, please visit the product page or contact us.
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The company offers the richest product portfolio in this field, covering standards like DVB-S2X, LTE-A, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Comcores now offers standalone Reed Solomon Forward Error Correction (RSFEC) IP cores
- CCSDS 231.0-B-3 LDPC Encoder and Decoder IP Core from Creonic Now Available
- Hardent Launches New DisplayPort 1.4 Forward Error Correction IP Cores
- Xilinx Announces LDPC Error Correction IP Fundamental to Enabling Next Generation Flash-Based Applications for the Cloud and Data Center Storage Market
- Creonic to Supply New LDPC Decoder and Encoder IP Cores for CCSDS Standard
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |