RISC-V Expands its Audience
Workshop attracts chip architects, execs
Rick Merritt
12/1/2016 07:20 AM EST
MOUNTAIN VIEW, Calif. — The RISC-V movement is grabbing the attention of a growing set of chip architects and semiconductor executives. Several came to the group’s fifth workshop here to gauge whether the seeds planted by a handful of academics could grow into a disruptive, commercial reality.
The group aims to spread support for its free instruction set architecture across a broad range of products. Talks at the event made clear it will take several years for the ambitious efforts to bear fruit.
Many attendees said they felt exhilarated by the prospects of free, flexible cores unencumbered by patents with an ecosystem of innovations around them. Some feared the efforts could undermine existing markets in an industry already tightening its belt in a cold winter of consolidation.
E-mail This Article | Printer-Friendly Page |
Related News
- MIPS Expands RISC-V Ecosystem Support to to Enable Early Software Development for Multi-threaded Cores
- Synopsys Expands Its ARC Processor IP Portfolio with New RISC-V Family
- Renesas Expands RISC-V Embedded Processing Portfolio with New Voice-Control ASSP Solution
- Ventana Introduces CES Audience to World's Highest Performance RISC-V CPU, Veyron V1
- NSITEXE expands products lineup of RISC-V CPU supported functional safety
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results