English
Open Source Reaches Processor Core
Richard Quinnell, EDN
January 06, 2017
Whether for budgetary, philosophical, or other reasons, an increasing number of embedded systems are being designed using open source elements. For the most part, these elements are software based, although there are some open source board designs in use as well. Now, the microcontroller that empowers a PCB design is available as an open source design.
A little over a month ago, startup SiFive announced a milestone product in the development of the RISC-V (pronounced risk-five) open source microprocessor instruction set architecture (ISA). Originally developed for research and education, the architecture began moving toward industry implementation with the creation of the RISC-V Foundation in 2015. SiFive advanced that movement by developing a microcontroller design implementing the RISC-V ISA. The company has now proven that design in silicon and donated the RTL code for the design to the open source community.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- MIPS Goes Open Source
- Bluespec, Inc. Releases a Second Family of Open-Source RISC-V Processors to Spur Open Innovation
- SiFive Announces First Open-Source RISC-V-Based SoC Platform With NVIDIA Deep Learning Accelerator Technology
- SiFive Introduces Industry's First Open-Source Chip Platforms
- Swiss Open-Source Processor Core Ready For IoT
Breaking News
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
- SiFive To Present New Technologies At RISC-V Summit 2019
- Andes certifies Imperas models and simulator as reference for new Andes RISC-V Vectors Core with lead customers and partners
- BrainChip and Tata Consultancy Services (TCS) jointly Present a Demonstration Featuring Its Akida Neuromorphic Technology Platform at NeurIPS 2019
- Andes Presents Ground-Breaking 27-Series Processor at RISC-V Summit 2019
Most Popular
- Lift off: De-RISC to create first RISC-V, fully European platform for space
- SiFive Learn Inventor Development System Now AWS Qualified
- Andes Presents Ground-Breaking 27-Series Processor at RISC-V Summit 2019
- Cadence and National Instruments Enter into Strategic Alliance Agreement to Enhance Electronic System Innovation
- Veriest marks 1st anniversary of meetup series with special event in Belgrade