UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
![]() |
UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
By Semiconductor Business News
September 24, 2001 (12:01 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010924S0069
HSINCHU, Taiwan--Silicon foundry supplier United Microelectronics Corp. here and memory developer MoSys Inc. of Sunnyvale, Calif., today announced an extension to their cooperation in one-transistor SRAM technology for 0.15- and 0.13-micron logic-IC processes. UMC said it will port MoSys' 1T-SRAM cell to next-generation logic processes after previously verifying the memory technology on its 0.18-micron processes. The one-transistor SRAM cell is expected to be used in system-on-chip designs, which are primarily made up of logic blocks. The 1T-SRAM cell will double the bit density of embedded memory blocks compared to traditional SRAM designs, according to UMC and MoSys. "The combination of UMC's advanced logic processes and MoSys' 1T-SRAM technology provides designers with a strong technology platform for their next generation of SoC products," stated Jean Tien, strategic marketing vice president of UMC.
Related News
- MoSys to port 1T-SRAM-Q technology to UMC's 0.13-micron and 90-nanometer processes
- MoSys' 1T-SRAM-Q Technology Verified on UMC'S 0.13-Micron Logic Process; Foundry's Customers Can Now Access MoSys' Newest High-Density Embedded Memory Technology
- MoSys' 1T-SRAM-R Memory is Silicon-Proven On UMC's 0.13 Micron Logic Process
- Matsushita licenses MoSys one-transistor SRAM for communications ICs
- MoSys 1T-SRAM Macros Now Proven in Multiple Versions of TSMC'S Standard and Triple-Oxide 0.13-Micron Logic Processes
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |