Tsinghua to Build $30 Billion Memory Fab in China
Dylan McGrath, EETimes
1/20/2017 01:50 AM EST
SAN FRANCISCO—China’s state-controlled chip vendor Tsinghua Unigroup Ltd. announced plans to build a $30 billion memory chip in Nanjing, a city in eastern China.
Tsinghua, which has acquired several chip vendors and facilities over the past few years, is also building a $24 billion memory fab in the Chinese city of Wuhan, announced last March.
Tsinghua said it plans to build DRAM and 3D NAND flash at the Nanjing fab. The first phase of the project will cost about $10 billion and result in the production capacity to produce 100,000 wafers per month, the company said. No timetable was provided for the project.
In 2015, Tsingua made an unsuccessful bid to acquire U.S. memory chip vendor Micron Technology Inc. for $23 billion.
|E-mail This Article||Printer-Friendly Page|
Search Silicon IP
- Samsung to Invest $7 Billion in China Fab
- China's Tsinghua Secures $22 Billion in State Backing
- Global Fab Equipment Spending Forecast to Reach All-Time High of Nearly $100 Billion in 2022, SEMI Reports
- Global Fab Equipment Spending Expected to Reach Record $109 Billion in 2022, SEMI Reports
- Intel Launches $1 Billion Fund to Build a Foundry Innovation Ecosystem
- Kalray Announces Production Launch of New "Coolidge™2" DPU Processor Optimized for AI and Intensive Data Processing
- Global Semiconductor Sales Increase 0.3% Month-to-Month in April
- Defacto will celebrate its 20th anniversary at DAC with customer presentations and major technical announcements
- VeriSilicon Obtained Bluetooth 5.3 Certification for Its Complete Bluetooth Low Energy Solution
- UMC Reports Sales for May 2023
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
- Are Chiplets Enough to Save Moore's Law?
- Nanusens announces that it can now create ASICs with embedded sensors
- Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
- Agile Analog launches first complete RISC-V analog IP subsystem at RISC-V Summit Europe