Spin Transfer Technologies Samples Fully Functional ST-MRAM Devices
Initially Targeted for Embedded Non-volatile Memory Applications
FREMONT, Calif. – January 25, 2017 — Spin Transfer Technologies, Inc. (STT), a leading developer of breakthrough Orthogonal Spin Transfer Magneto-Resistive Random Access Memory technology (OST-MRAM™), today announced it has delivered samples of fully functional ST-MRAM devices to multiple customers in North America and Asia. The sample devices utilize 80nm perpendicular magnetic tunnel junctions (MTJs), the latest generation of MRAM technology. The company is delivering these devices on evaluation boards, so customers can easily apply patterns to the devices to assess their functionality and determine their suitability for embedding in their own products for non-volatile memory applications.
Barry Hoberman, CEO of STT, commented, “We are on track and executing to STT’s product roll-out timeline. Our priority is shipping fully functional, reliable perpendicular ST-MRAM devices, and we have achieved that with these samples. We believe the samples will demonstrate to our customers the advantages provided by our ST- MRAMS in terms of low-write energy, byte addressability and easy process integration, providing an excellent alternative to embedded flash for many applications.”
Following shipping of samples, STT first aims to partner with customers to co-develop devices to be embedded in their products. In parallel STT will continue work to refine and optimize its stand-alone devices, including by enhancing bit densities and performance characteristics.
STT’s patented OST-MRAM has the potential to replace major segments of the market for flash, SRAM and DRAM semiconductors in applications such as mobile products, automotive, Internet of Things (IoT) and data storage. STT is simultaneously focused on developing state-of-the-art magnetics technologies along with unique CMOS circuits that work with existing CMOS processes. Compared with conventional spin transfer MRAM approaches, the STT OST-MRAM devices offer advantages in speed, power efficiency, cost, reliability and scalability. STT’s ability to combine the state-of-the-art magnetics with proven CMOS demonstrates the capability of the technology to operate in memory arrays with existing process standards and move quickly into high-volume production.
About Spin Transfer Technologies
Spin Transfer Technologies, Inc. was established by Allied Minds and New York University to develop and commercialize its Orthogonal Spin Transfer Magneto-Resistive Random Access Memory technology, OST-MRAM™. The technology, invented by Professor Andrew Kent, is a disruptive innovation in the field of spin-transfer-based MRAM devices, enabling faster switching times, lower power operation, lower manufactured device cost, and scalability to smaller lithographic dimensions. For more information, visit www.spintransfer.com.
|
Related News
- Everspin and GLOBALFOUNDRIES partner to supply fully processed 300mm CMOS wafers with Everspin's ST-MRAM technology
- Veriest Solutions and CEVA develop functional safety verification methodology for automotive devices
- Xilinx Extends Functional Safety into AI-class Devices
- Spin Transfer Technologies Announces Breakthrough MRAM Technology for SRAM and DRAM Applications
- Spin Transfer Technologies Announces Allowance of U.S. Patent For Next-Gen MRAM
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |