NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Mentor Graphics Announces Veloce Strato Platform Scales Up to 15BG
WILSONVILLE, Ore., February 16, 2017 – Mentor Graphics® Corporation (NASDAQ: MENT) today announced the Veloce® Strato™ emulation platform. The Veloce Strato platform is Mentor’s third generation data-center friendly emulation platform, and the only emulation platform on the market with full scalability across both software and hardware. As part of the announcement, Mentor® is launching the Veloce StratoM high-capacity emulator and Veloce Strato OS enterprise-level operating system.
The new Veloce Strato emulation platform marks a strategic milestone in Mentor’s five-year and beyond emulation roadmap. The Veloce Strato platform further demonstrates how Mentor continues to pioneer all facets of hardware emulation with the largest portfolio of use models (Apps), best total throughput, fastest co-model bandwidth and time-to-visibility and plans for highest effective capacity (up to 15BG) available.
The Veloce StratoM, which is currently on site at major customers, reaches 2.5BG capacity when fully loaded, and with Veloce Strato link, total capacity is increased based on number of connected emulators. The Veloce StratoM has available slots for 64 Advanced Verification Boards (AVBs) and fully loaded consumes up to 50KW (22.7 W/Mgate) of power. Other performance improvements include: total throughput up to 5X (fastest compile-runtime-debug sequence), time to visibility up to 10X (fastest time to debug), compilation time up to 3X (with 100% success rate) and co-model bandwidth up to 3X (fastest virtual co-model solution available).
The Veloce Strato OS enterprise-level operating system forms the foundation for a common infrastructure for all Veloce Strato hardware and software applications. The Veloce Strato OS is hardware-platform independent so that Veloce Apps and Protocol Solutions are interchangeable between hardware platforms. This includes Veloce Apps such as the popular and recognized Veloce Power App, Veloce DFT App and Protocol Solutions such as Veloce VirtuaLAB (virtual peripherals), iSolve™ (physical peripherals) and soft models. The modular Veloce Strato OS is architected to serve as a common front-end for a full range of solutions providing a cohesive and cost-effective approach spanning verification through prototyping and validation.
“We are excited to announce the new Veloce Strato Platform, and equally delighted that Veloce StratoM is already in the hands of our largest customers,” said Eric Selosse, vice president and general manager of the Mentor Emulation Division. “Early feedback is very positive, and there is clear indication that the Veloce Strato platform defines a roadmap to 15BG that is needed for the emulation market for the next five years and beyond.”
About the Veloce Emulation platform
The Veloce emulation platform uses innovative software, running on powerful, qualified hardware and an extensible operating system, to target design risks faster than hardware-centric strategies. Now considered among the most versatile and powerful of verification tools, emulation greatly expands the ability of project teams to do hardware debugging, hardware/software co-verification or integration, system-level prototyping, low-power verification and power estimation and performance characterization.
The Veloce emulation platform is a core technology in the Mentor Enterprise Verification Platform™ (EVP) – a platform that boosts productivity in ASIC and SoC functional verification by combining advanced verification technologies in a comprehensive platform. The Mentor EVP combines Questa® advanced verification solutions, the Veloce emulation platform, and the Visualizer™ debug environment into a globally accessible, high-performance datacenter resource. The Mentor EVP features global resource management that supports project teams around the world, maximizing both user productivity and total verification return on investment.
About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of approximately $1.18 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777 World Wide Web site: http://www.mentor.com/.
|
Related News
- Flex Logix Announces EFLX eFPGA And nnMAX AI Inference IP Model Support For The Veloce Strato Emulation Platform From Mentor
- Mentor's Veloce Strato emulation platform selected by Iluvatar CoreX for verification of AI chips and software
- Mentor Adds Veloce Strato Emulation Platform Software to Mentor Safe ISO 26262 Qualification Program
- Mentor Graphics Veloce Emulation Platform Used by Imagination for Verification of PowerVR Wizard Ray-Tracing GPU
- Mentor Graphics Veloce Emulation Platform Supports Andes Processors
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |