Avery Design Systems Focuses on Ultra HD Display VIP Portfolio
TEWKSBURY, MA., February 27, 2017 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability its expanded Display VIP portfolio including support for HDMI 2.0b, DisplayPort 1.4, Embedded DisplayPort (eDP) 1.4b, DSI-2, and DSC 1.2.
Today’s display technologies support an array of advanced consumer electronics, personal computers, automotive infotainment, and mobile devices with spectacular video and audio capabilities including the latest in 3D and 8K/10K HD video, content protection, HD audio, compression, and device control. Avery Display VIP portfolio enables designers to verify their designs conform to the vast array of display resolution and audio channel parameter sets and testing integrated video, audio, control, dynamic reconfiguration, compression, and low power modes of operation.
The Avery Display VIP portfolio supports
- Verification of both transmitter/source and receiver/sink and PHY designs
- Automated dynamic Video and Audio traffic generation and PHY bit rate clock generation delivering fully accurate frame synchronization timing of multiple video and audio sources based on various shaping parameters including random receiver/sink device peripheral parameter set, interleaved/multiple packet control, interleaved frames control, line and frame blanking intervals
- Standard DSC extensions using VESA C model encoder/decoder
- Comprehensive protocol checking and coverage report
- Functional traffic, error, and operational and power modes coverage
- Protocol analyzer tracker reporting at all layers
- Error injection and scoreboarding supported through common callback for layer-specific inspection and error injection using methods to in-line modify, drop, inject packet ahead/behind, force next state
- Conformance testsuites including Standards-based and Avery custom tests
- Verified with multiple IP vendor partners including SLI, Arasan, LnT, Mixel
- Native SystemVerilog/UVM implementation
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, Unipro, CSI-2/DSI-2, Soundwire, Sensewire, DDR/LPDDR, HBM, HMC, ONFI/Toggle, NVM Express, SAS, SATA, eMMC, SD/SDIO, CAN FD, LIN, FlexRay, HDMI, and DisplayPort standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
Avery Design Systems Hot Verification IP
Related News
- Metrics Partners with Avery to Expand Cloud Verification with Robust VIP Portfolio
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |