Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
M31 Deploys a Full Range of IP for TSMC 16nm FFC Process
Hsinchu, Taiwan - March 8, 2017 –H.P. Lin, Chairman of M31 Technology today announced that it deploys a full range of silicon IP in TSMC's 16nm FFC (FinFET Compact) process technology. With TSMC's advanced 16nm FFC process technology, M31’s IP solutions help IC customers design cost-effective SoCs with low power consumption, high performance and compact area.
The advanced 16nm FFC process not only enables more IC functions with less space, but also dramatically enhances the circuits by reducing leakage currents. M31 Technology completed the function verification and validation of 16nm FFC High Speed Standard Cell Library in the fourth quarter of 2016. This year M31 continues to develop and enrich its family of high-speed interface silicon IP in 16nm FFC process, including USB, MIPI PHY, PCIe, SATA and others.
Based on the specific characteristics of 16nm, M31 focuses on the development of ultra-high-speed (12-track) standard cell library and low-power/low-voltage operating memory compilers. Utilizing the unique properties of the process, M31 engineering leverages its circuit design and IP development skills in efficiency and low power consumption to enable its customer’s end-user products to be more competitive. In addition, M31 provides a set of ESD IO libraries that are customizable and address special needs for customers designing high-density and high-performance electrostatic protection products.
Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division, said: “The 16nm FFC process is an ideal technology to meet the requirements of power-saving and cost-effective products. It enables our mutual customers to achieve high performance and low power consumption SoC designs."
"M31 Technology has been working closely with TSMC for five years,” said H.P. Lin, Chairman of M31 Technology. "With our unique approach of low-power IP design, M31 has successfully accomplished numerous silicon validated IP in various TSMC platforms, from 180nm to 16nm process. In the latter half of 2017, M31 will provide a full range of verified IP in TSMC 16nm FFC process. Our objective is to be the leader in providing unique silicon IP solutions for the global IC design industry."
|
M31 Technology Corp. Hot IP
USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm ...
PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and ...
MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
Related News
- M31 Technology Deploys the Full Range of IP for TSMC 22nm ULP/ULL Process
- M31 Unveils Full Range of Automotive IP Solutions at ICCAD Illuminating the Future of Automotive Chip Development
- M31 Launches USB4 IP for TSMC 5nm Process
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- TSMC plans 1.6nm process for 2026
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |