Analog Bits Announces Mixed Signal Design Kits for 7nm at TSMC Technology Symposium
Santa Clara, CA -- March 13, 2017 - Analog Bits (www.analogbits.com), the industry's leading provider of low-power mixed-signal IP (Intellectual Property) solutions, today announced availability of front-end design kits which enable use of low power IP on TSMC's latest 7nm process nodes. These design kits provide customers with early access to Analog Bits' latest low-power IP for SERDES, PLL, PVT sensors and POR - which are already shipping in other TSMC nodes such as 16FFC and 16FFP which will be demonstrated at the Symposium.
Multi-protocol SERDES and PVT Sensors have become an integral part of many modern SOCs, with applications including Mobile, HPC, Automotive and IoT. Analog Bits' success in delivering low-power and flexible IP means customers can get maximum differentiation in their SOC implementations.
WHAT: Complete products and 7nm front-end design kits for low-power Mixed Signal IP products including:
- Multiprotocol SERDES IP: Half-power SERDES IP supporting PCIe Gen 3/4, SAS 3/4, USB 3, Interlaken, HMC 2.0, 10G-KR.
- PLL IP: Wide range, Fine resolution and Customizable PLL & DLL IP cores
- PVT Sensor IP: On-die sensors for real-time monitoring of Process, Voltage and Temperature (PVT)
WHEN: March 15, 2017 (registration begins at 8:30am)
WHERE: 2017 TSMC Technology Symposium
Booth: 404
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, CA 95054
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com) is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O's as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.
|
Related News
- Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
- Analog Bits Showcases PCIe Gen2 / Gen3 / Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm / 12nm / 16nm / 22nm process technology
- Silicon-Proven Mixed Signal IP Products on 16nm FinFET
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |