Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
PLDA Announces XpressRICH4-AXI PCIe 4.0 IP, Providing a High Performance and Reliable AXI Bridge for SoC designs
The newest addition to PLDA’s extensive line of advanced PCIe products provides the highest level of PCIe-to-AXI integration, preventing AXI deadlock with ordering rules management, while delivering full PCIe 4.0 performance on an AXI interface
SAN JOSE, Calif.-- March 13, 2017 --PLDA, the industry leader in PCI Express® interface IP solutions, today announced their XpressRICH4-AXI™ PCIe® 4.0 IP, providing the industry’s best solution for integrating AXI and PCIe blocks.
Project teams who work on multicore SoC design face significant challenges as they strive to preserve native PCIe performance and prevent integrity errors while adding AXI capabilities. The historical approach to integrating AXI into PCIe applications involves adding an AXI block, but does not provide a true bridge. This approach requires the SoC designer to manually adjust errors and attempt to optimize PCIe and AXI performance unaided. In contrast, PLDA’s XpressRICH4-AXI has been optimized to provide a high-quality integration between the PCIe Interface and the AXI bus, enabling seamless interconnect, preventing AXI deadlock, and delivering full PCIe performance on the AXI side, while reducing the risk of errors in the AXI block.
PLDA’s XpressRICH4-AXI includes a 4th generation PCIe controller, which has been instrumental in over 350 successful tape-outs since 2001, helping to guarantee reliability, robustness, and first time silicon success. The integrated AXI bridge provides advanced features that extend AXI functionality, including:
- Native PCIe features like AER (Advanced Error Reporting)
- Ordering rules, including the ability to split into different size packets and merge between AXI and PCIe
- Multiple flexible options to configure the AMBA AXI Interface, including multiple combinations of AXI Master, AXI Slave, and AXI Stream interfaces with different datapaths, such as 64-bits, 128-bits and 256-bits
- A built-in AXI interconnect with up to 4 x Master/Slave, 4x Stream and Lite (Master/Slave) interfaces that can be combined together
According to Arnaud Schleich, CEO of PLDA, "With XpressRICH4-AXI and its enhanced bridge between the PCIe Interface and the AXI bus, PLDA has solved performance and integration issues that are not addressed by traditional IP supermarkets", Schleich added "XpressRICH4-AXI is the first PCIe IP block that delivers true PCIe 4.0 speeds in a multicore SoC based on the AXI AMBA specification protocol, offering significant time-to-market and cost-to-market advantages to PCIe 4.0 and AXI bus users."
Accelerate your PCIe 4.0 design now!
More Information:
- Meet the PLDA team at the TSMC Symposium Santa Clara on March 15,2017 in Booth 804 and at TSMC Symposium China on March 28, 2017 in Booth 5.
- Visit the PLDA website at www.plda.com for the complete specification https://www.plda.com/products/pcie-solutions-asicsoc/pcie-controller-ip/pcie-soft-ip/pcie-40-soft-ip/xpressrich4-axi-asic
- View a short video presentation and demo at https://www.plda.com/accelerate-your-pcie-40-design-now outlining the steps designers can take today to bring their PCIe 4.0 designs to completion. The demo shows the industry’s first PCIe 4.0 Controller IP running at 16 GT/s on a generic PCIe Endpoint platform. The video describes:
- Ways to choose the right technical architecture and feature set for a design
- Methods to validate and test a design on hardware at PCIe 4.0 speed
- Techniques to ensure a smooth integration between the PCIe PHY IP and a PCIe controller
- Approaches to create teams that are trained on all aspects of PCIe 4.0 design
About PLDA
PLDA has been successfully delivering PCI and PCI Express IP for more than 20 years. With over 6,200 licenses, PLDA has established a vast customer base and the world’s broadest PCIe ecosystem. PLDA has maintained its leadership over four generations of PCI Express specifications, enabling customers to reduce risk and accelerate time-to-market for their ASIC and FPGA based designs. PLDA provides complete PCIe solutions with its IP cores, FPGA boards for ASIC prototyping, PCIe BFM/testbenches, PCIe drivers and APIs. PLDA is a global company with offices in North America (San Jose, California), Asia (Taiwan) and Europe (France, Italy, Bulgaria).
|
Related News
- Augment your Peripheral slot's performance with the Low Power and High Throughput PCIe 4.0 PHY IP Cores in 12FFC with matching PCIe 4.0 Controller IP Cores
- PLDA Announces "Inspector" - An Evolution of the PCI Express 4.0 PDK That Enables PCIe 4.0 Technology Design Validation and Performance Optimization Today
- PLDA Introduces XpressRICH4: The PCIe 4.0 Controller of Choice When Performance Matters
- PCIe 5.0 & PCIe 4.0 PHYs and Controller IP Cores are available for immediate licensing to maximize your Interface speed for complex SoCs
- PLDA XpressSWITCH IP for PCIe technology first ever switch soft IP to pass PCI-SIG's PCIe 4.0 compliance tests
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |