PLDA Launches PLDA Design Day Event In Shanghai, China, a First-of-Its-Kind Event, 100% Focused on PCIe 4.0 Design
The free event, to be held on May 18, 2017, will combine PCIe 4.0 experts and designers into a setting aimed at accelerating time-to-market for PCIe 4.0 connectivity solutions
SAN JOSE, Calif.-- April 06, 2017-- PLDA, the industry leader in PCI Express® interface IP solutions today announced the first ever PLDA Design Day event on May 18, 2017 in Shanghai, China. PLDA Design Day, Shanghai will gather PCIe 4.0 experts and PCIe 4.0 developers into a first of its kind event, 100% focused on PCIe 4.0 connectivity. This free event will feature a panel of speakers representing all of the critical functions in chip design including PHY, Verification IP, ASIC design, and controllers including NVMe.
In a semiconductor industry driven by exponential growth in big data, the Internet of Things, and mobile computing, the data communication between memory, microprocessors, networking, and storage is actually a key area for improving chip performance. For this reason, PCIe 4.0 capable chips are expected to be in high demand. The PLDA Design Day, Shanghai event includes experts’ presentations and vendor exhibitions from leading providers of PCIe 4.0 technology. The goal of the event is to create a collaborative atmosphere focused on accelerating time-to-market for developers of leading edge SoCs, a goal underscored by the individual networking opportunities attendees will have during the complimentary lunch and coffee breaks.
According to Arnaud Schleich, CEO of PLDA, “The Semiconductor industry is greatly expanding in Asia, and most particularly in China, which has a large and growing design community. Many projects that will use the PCIe 4.0 technology will involve teams from Shanghai and China. For this reason, PLDA chose Shanghai to debut our first PLDA Design Days.”
About PLDA design days:
PLDA design days are events 100% focused on connectivity. In a semiconductor Industry where the trends are dominated by big data, Internet of Things and mobile computing; data communication between memory, microprocessors, networking, and storage are the main topics to deal with.
From training, to seminar and vendor exhibitions, the goal of these community events is to create a collaborative innovation force to accelerate time to market for the latest connectivity technologies.
Get more PLDA Design Day, Shanghai Information:
- For more details about the agenda, please visit: PLDA Design Day Webpage
- To access free registration, please visit: Registration webpage
- Contact PLDA for more information at asiapacmarketing@plda.com
About PLDA
PLDA has been successfully delivering PCI and PCI Express IP for more than 20 years. With over 6,400 licenses, PLDA has established a vast customer base and the world’s broadest PCIe ecosystem. PLDA has maintained its leadership over four generations of PCI Express specifications, enabling customers to reduce risk and accelerate time to market for their ASIC and FPGA based designs. PLDA provides a complete PCIe solution with its IP cores, FPGA boards for ASIC prototyping, PCIe BFM/testbench, PCIe drivers and APIs. PLDA is a global company with offices in North America (San Jose, California) and Europe (France, Italy, Bulgaria).
|
Related News
- PLDA Announces Second Annual "PLDA Design Day", in Shanghai, China - a Free Design Workshop, 100% Focused on PCIe Design
- PLDA XpressSWITCH IP for PCIe technology first ever switch soft IP to pass PCI-SIG's PCIe 4.0 compliance tests
- PLDA Announces Successful PCIe 4.0 Technology Compliance for its XpressRICH-AXI Controller IP
- PLDA Achieves PCI Express 4.0 Compliance for its XpressRICH PCIe Controller IP During the First Official PCI-SIG PCIe 4.0 Compliance Workshop
- PLDA and Samtec Demonstrate PCIe 4.0 Communication over Twinax Cables Allowing Full 16GT/s PCIe 4.0 Bandwidth at Minimal Manufacturing Cost
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |