Princeton finds bugs in RISC-V architecture
April 19, 2017 // By Peter Clarke, EENews Europe
Researchers at Princeton University have discovered a series of memory-consistency errors in high-performance implementations of the RISC-V processor instruction specification.
If uncorrected these errors could cause hard-to-debug errors, crashes and security vulnerabilities in software on RISC-V chips, the research team said, but added that changes are being made to the specification ahead of a "formal release" of the ISA later in 2017.
RISC-V is an open-source instruction set architecture originally developed for research and education but which is now becoming a standard open architecture for industry implementations with backing from numerous companies including AMD, Google, Hewlett Packard, Huawei, IBM, Micron, Microsemi, Microsoft, Nvidia, NXP, Rambus, Qualcomm, Samsung and Western Digital. The technology, if widely adopted, could be disruptive to the business models of established IP licensors such as ARM and Imagination.
E-mail This Article | Printer-Friendly Page |
Related News
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- RED Semiconductor announces VISC™ licensable high performance processor architecture for RISC-V
- Startups Help RISC-V Reshape Computer Architecture
- Siemens pioneers commercial grade Linux support for the RISC-V architecture
- RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension
Breaking News
- Arasan's Total MIPI Camera IP solution with CSI and C-PHY achieve ISO26262 Certification
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- UMC Reports Sales for April 2024
- GUC Monthly Sales Report - April 2024
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- Arm Brings Transformers to IoT Devices
- Zhuhai Chuangfeixin: OTP IP Based on 55nm High-Voltage Process Successfully Qualified for Listing
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO