English
Xilinx Announces Integration of 56G PAM4 Transceiver Technology into its Virtex UltraScale+ FPGAs
Devices to accelerate next wave of Ethernet deployment for wired and data center interconnect
SAN JOSE, Calif. -- May 17, 2017 -- Xilinx, Inc. (XLNX) today announced integration of 56G PAM4 transceiver technology into its industry-leading Virtex® UltraScale+™ FPGAs. Built upon proven 16nm FinFET+ FPGA fabric, these devices will expand the Virtex product line to drive the next wave of Ethernet deployment and provide seamless migration of existing systems to next-gen backplane, optics, and high performance interconnects.
Targeted for wired communications, data centers, and wireless backhaul applications, the integrated devices enable customers to double bandwidth on existing infrastructure by breaking through the physical limitations of data transmission at 56G+ line rates.
"Xilinx is leading the charge on transceiver technology with the infusion of 56G PAM4 into our 16nm FPGAs," said Ken Chang, vice president, SerDes Technology Group at Xilinx. "These new devices are built upon a proven FPGA foundation and are in alignment with the vast ecosystem of optics, ASICs, and backplanes soon to be deployed."
Today's announcement signals another milestone for Xilinx transceiver leadership after the company was first to demonstrate 56G PAM4 transceiver technology on a 16nm programmable device in 2016. View the Xilinx 56G PAM4 technology demo and contact your local sales representative for more information.
About Xilinx
Xilinx is the leading provider of All Programmable semiconductor products, including FPGAs, SoCs, MPSoCs, RFSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, 5G Wireless, Embedded Vision, and Industrial IoT. For more information, visit www.xilinx.com.
|
||||||
Search Silicon IP
Xilinx, Inc. Hot IP
Related News
- Xilinx Announces General Availability of Virtex UltraScale+ FPGAs in Amazon EC2 F1 Instances
- Xilinx Unveils Details for New 16nm Virtex UltraScale+ FPGAs with High Bandwidth Memory and CCIX Technology
- Chevin Technology releases 25G Ultra Low Latency MAC/PCS for Xilinx Virtex UltraScale FPGAs
- Xilinx Making Ground Breaking Network Communication Systems Possible With First Shipments of Transceiver-Packed Virtex-7 X690T FPGAs
- Xilinx Virtex-6 HXT FPGAs Deliver Superior Transceiver Performance for Wired Optical Communications
Breaking News
- PLDA demonstrates successful PCIe 5.0 Link Training at 32 GT/s with its PCIe 5.0 controller and Broadcom PHY
- TSMC Sees HPC As Next Inflection Point
- Arm partners with Mentor to offer complete verification service
- Synopsys 3DIC Compiler Enables Samsung Tapeout of Advanced Multi-die Packaging of High-Bandwidth Memories for HPC Applications
- M31 Technology Receives 2020 TSMC OIP Partner of the Year Award for Specialty Process IP
Most Popular
- Wipro to acquire Eximius Design, strengthens leadership in VLSI and systems design services
- TSMC Announces 2020 OIP Partner of the Year Awards for Excellence in Accelerating Silicon Innovation
- Innosilicon Achieves World-First Tapeout Success on SMIC N+1 Process
- Flex Logix Announces Working Silicon Of Fastest And Most Efficient AI Edge Inference Chip
- TSMC 12FFC silicon proven SERDES Phy IPs' for HDMI 2.1, PCIe Gen5, DDR4, USB 4 & MIPI Interfaces available immediately for your next SoC
|
E-mail This Article | 
|
|
Printer-Friendly Page |