5nm nanosheet transistors cut power by 75%
June 05, 2017 // By Nick Flaherty, eeNews
Researchers at IBM have developed a practical way to build transistors on a 5nm process that provides a reduction in power consumption of up to 75% or a performance boost of 40% for the same power.
Instead of using FinFET structures, engineers at the IBM-led Research Alliance at the SUNY Polytechnic Institute Colleges of Nanoscale Science and Engineering’s NanoTech Complex in Albany, NY, used a ‘gate-all-around’ (GAA) built with silicon nanosheets. For the last ten years IBM has been working on nanosheets where each 2D layer is one atom thick and stacked layers build up the structure of the transistor.
This enabled the first practical use of extreme UV (EUV) process technology at research partner GLOBAL FOUNDRIES as the nanosheets can be more easily aligned to build up the devices. This provides a 40% performance boost at fixed power over current 10nm FinFET devices, or a 75% power saving for the same performance.
E-mail This Article | Printer-Friendly Page |
Related News
- Latest Tensilica Processors Deliver Up to 75% Memory Power and Area Savings
- New ARC Energy PRO Core Family Slashes Power Consumption By Up to 75%
- M31 Technology: Q1 EPS NT$2.24, Up 75% YoY, Revenue Growth for the 19th Consecutive Month
- AMD Launches First 5nm ASIC-based Media Accelerator Card to Power New Era of Interactive Media Services at Scale
- Vidatronic Announces the 5nm FinFET Power Management IP Series for Ultra-Low-Power, System-on-a-Chip (SoC) Integration
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows