Rambus Launches JEDEC-Standard DDR4 NVRCD for Emerging NVDIMM Applications
Enables high performance and reliability of data for next-generation cloud data centers
SUNNYVALE, Calif. – June 19, 2017 – Rambus Inc. (NASDAQ:RMBS) today announced the industry’s first production release of a JEDEC-standard persistent memory register clock driver (NVRCD) for use with DDR4 non-volatile dual in-line memory modules (NVDIMM). Operating at data rates up to 3200 MT/s, the Rambus NVRCD enables NVDIMMs to combine the performance of DRAM, with the persistence of storage-class memory to meet the needs of data intensive workloads like high-performance file systems, databases, big data analytics and storage.
NVDIMMs bridge the gap between dynamic random access memory (DRAM) and storage, allowing greater flexibility in data management by providing non-volatile, low-latency memory closer to the processor. According to analyst forecasts, demand for NVDIMM technologies is set to increase from fewer than five million units in 2017 to more than 25 million units in 2020.
“The pairing of non-volatile memory with DRAM in the same module keeps the data near processing and drastically reduces latency and increases performance,” said Luc Seraphin, senior vice president and general manager of the Rambus Memory and Interfaces Division. “As the latest addition to our server DIMM chipset family, our DDR4 NVRCD builds upon our existing high-speed chip and signalling expertise to deliver differentiated, persistent memory solutions ideal for high-performance, high-capacity enterprise and data center systems.”
Fully compliant with the latest JEDEC DDR4 RCD and NVRCD specifications, the Rambus DDR4 NVRCD delivers industry-leading I/O performance and margins. It is the first chip in production for DDR4 NVDIMM-N products and paves the way for emerging NVDIMM-P architectures. The NVRCD also supports NV-RDIMMs and NV-LRDIMMs operating at speeds up to DDR4-3200.
The NVRCD is available in production quantities today.
For additional information on Rambus Server DIMM chips, please visit: rambus.com/dimmchipset
About Rambus Memory and Interfaces Division
The Rambus Memory and Interfaces Division develops products and services that solve the power, performance, and capacity challenges of the communications and data center computing markets. Rambus enhanced standards-compatible and custom memory and serial link solutions include chips, architectures, memory and SerDes interfaces, IP validation tools, and system and IC design services. Developed through our system-aware design methodology, Rambus products deliver improved time-to-market and first-time-right quality.
|
Related News
- Rambus Wins 2023 "Most Respected Emerging Public Semiconductor Company" Award from Global Semiconductor Alliance
- Hardent Joins Samsung SAFE IP Partner Program & Launches New Display IP Subsystem Solution in Collaboration with Rambus
- JEDEC Announces Publication of Serial Presence Detect Support and Module Labels Specifications to Support New Hybrid Memory (NVDIMM)
- Rambus Launches CryptoManager RISC-V Root of Trust Programmable Secure Processing Core
- Rambus Validates Interoperability of DDR4 High-performance Memory IP Solution for Arm-based Datacenter Systems
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |