Synopsys Delivers Verification IP and Test Suite for ARM AMBA 5 CHI Issue B Specification
MOUNTAIN VIEW, Calif. -- June 19, 2017 -- Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of its Verification IP (VIP) and source code test suite for ARM® AMBA® 5 Coherent Hub Interface (CHI) Issue B. Synopsys VC VIP for AMBA CHI has been widely adopted by SoC leaders for successful verification closure and tape out of coherent subsystems and interconnects. Synopsys VIP for the latest AMBA CHI Issue B specification enables customers and partners to extend the standard architecture for their next-generation coherent designs with new enhancements for increased performance.
"Coherent systems are being adopted rapidly in a wide range of applications to scale performance with multiple processor clusters or I/O coherent accelerators and I/O," said Andy Nightingale, vice president of marketing, systems IP, Systems and Software Group, ARM. "Collaborating on AMBA CHI Issue B VIP with our ecosystem partner, Synopsys, enables SoC teams to verify complex coherency-based designs with ease of use, and to increase productivity and performance for accelerated verification closure."
AMBA CHI Issue B has added new features for atomic operations, cache stashing to improve data locality, new de-allocating and cache maintenance transactions and data check and poisoning to identify data corruption. AMBA CHI Issue B also provides direct data transfer to reduce latency.
Synopsys next-generation VIP provides performance metrics for latency and throughput analysis, a configurable interconnect model, a reference verification platform and system-level checks for protocol, data integrity and cache coherency. The VIP is natively integrated with Synopsys' Verdi® Protocol Analyzer debug solution. Built-in coverage and verification plans are also included to speed up verification coverage closure.
"Our Verification IP and interface IP solutions for ARM's interconnect technology build on more than a decade-long collaboration for development of the latest AMBA protocol," said Vikas Gautam, group director of VIP R&D and corporate applications in the Verification Group at Synopsys. "Our ongoing partnership with ARM continues to enable designers to create their next-generation server and networking devices with the latest AMBA CHI technology."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Search Verification IP
Synopsys, Inc. Hot Verification IP
Related News
- UltraSoC delivers industry's first debug and analytics solution for ARM's AMBA 5 CHI Issue B coherency architecture
- Synopsys Announces Verification IP and Test Suite for Arm AMBA ACE5 and AXI5
- Synopsys Announces Availability of Discovery Verification IP for ARM AMBA 5 CHI Standard
- Synopsys Delivers Industry's First USB4 Subsystem Verification Solution, VIP, and Test Suite for High-performance USB Architecture
- Synopsys Delivers Industry's First USB 3.2 Verification IP and Test Suite for Higher Performance USB Designs
Breaking News
- Axiomise Launches Next-Generation formalISA App for RISC-V Processors
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
- NVIDIA Collaborates With SoftBank Corp. to Power SoftBank's Next-Gen Data Centers Using Grace Hopper Superchip for Generative AI and 5G/6G
- UltraRISC Selects Valtrix STING for Verification of RISC-V SoC Designs
- The game-changing addition of intoPIX JPEG XS codec by Providius heralds a new era of IP media analysis
Most Popular
- Intel Foundry Services Ushers in a New Era
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
- Nanusens announces that it can now create ASICs with embedded sensors
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Industry Leaders Launch RISE to Accelerate the Development of Open Source Software for RISC-V
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |