English
Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Graphcore's 'Colossus' chip due before end of year
July 06, 2017 // By Peter Clarke, eeNews
Simon Knowles, CTO of startup Graphcore Ltd. (Bristol, England) has discussed his company's approach to machine intelligence including providing some details of the first chip codenamed Colossus.
Graphcore's intelligent processor unit (IPU) will be shipping to early-access customers before the end of 2017 and more general availability will start early in 2018, Knowles stated.
Knowles provided the information in a talk to the Research and Applied AI Summit (RAAIS). RAAIS is a community for entrepreneurs and researchers who accelerate the science and applications of AI technology.
Simon Knowles, CTO of startup Graphcore Ltd. (Bristol, England) has discussed his company's approach to machine intelligence including providing some details of the first chip codenamed Colossus. Graphcore's intelligent processor unit (IPU) will be shipping to early-access customers before the end of 2017 and more general availability will start early in 2018, Knowles stated. Knowles provided the information in a talk to the Research and Applied AI Summit (RAAIS). RAAIS is a community for entrepreneurs and researchers who accelerate the science and applications of AI technology.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Graphcore leveraged Mentor's Questa technologies to verify massive Colossus GC2 AI processor
- CEVA, Inc. Announces Fourth Quarter and Year End 2018 Financial Results
- M31's Revenue Grew Against the Trend by 18.5% Last Year and Will Increase Investment in Advanced Processes This Year
- Weebit Nano's ReRAM IP Awarded "Embedded Solution Product of the Year" in the Electronic Industry Awards
- Silicon Motion Terminates Merger Agreement with MaxLinear and Intends to Pursue Substantial Damages in Excess of the Agreement's Termination Fee Due to MaxLinear's Willful and Material Breaches of the Merger Agreement
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing