Visual Verification Suite 2017.2 Delivers Xilinx Tcl App for Vivado Design Suite Accelerating RTL Verification
SANTA CLARA, California – July 25, 2017 – Blue Pearl Software, Inc., the leading provider of design automation software for ASIC, FPGA and IP RTL verification, today announced Visual Verification Suite 2017.2. The release extends Blue Pearl’s leadership in RTL verification of Xilinx® All Programmable FPGAs and SoCs with direct integration inside the Vivado® Design Suite accelerating setup, analysis and debug of FPGA IP and designs.
The Visual Verification Suite 2017.2 provides an advanced integrated RTL linting, constraint generation and clock domain crossing analysis and debug environment, so that designers can verify as they code. With the suite, RTL developers produce the highest level of quality code, in the least amount of time. It is proven to help avoid costly and time consuming design re-spins due to simulation vs. hardware mismatches, structural issues, invalid constraints and metastability issues.
The new release provides built in FPGA libraries, vendor specific rules such as the Xilinx UltraFast™Design Methodology, and now users can also download the Blue Pearl app from the Xilinx Tcl Store to integrate the Visual Verification Suite inside the Vivado interactive design environment for fast setup and verification. In addition, with the app, users can track key project metrics over time, such as power, area, and max frequency with Visual Verification Suite’s Management Dashboard.
“The Xilinx Tcl Store makes it easy to find and share Tcl scripts contributed by the development community and partners like Blue Pearl. With the power of Tcl, these scripts extend the core functionality of the Vivado Design Suite, further enhancing productivity and ease of use” said Greg Daughtry, Director of Product Marketing at Xilinx.
The 2017.2 release also features direct project import for Intel®/Altera Quartus® Prime Software and Microsemi® Libero® Design Software as well as updates to the Analyze RTL™ linting and debug, Clock Domain Crossing analysis and Synopsys Design Constraints (SDC) generation to accelerate the RTL verification. Engineered to maximize RTL find/fix rates for both novice and expert users, the Visual Verification Suite 2017.2 uniquely provides easy setup, support for ASICs and FPGAs, consistent results, a DO-254 verification package, and runs on both Linux and Windows.
To Learn More
The new Blue Pearl Software App is available with Xilinx Vivado Design Suite 2017.2 under the Tcl Store in the startup window. For more information on how you can accelerate your RTL verification with Visual Verification Suite, read our newest white paper Accelerating Xilinx All Programmable FPGA and SoC Design Verification with Blue Pearl Software or visit www.bluepearlsoftware.com to watch feature videos, read white papers and download the Visual Verification Suite 2017.2.
About Blue Pearl Software
Blue Pearl Software, Inc. is a leading provider of DO-254 compatible design automation software for ASIC, FPGA and IP RTL verification. Our customers are RTL managers and developers, in military, aerospace, semiconductor, medical, communications and safety critical design companies, who wish to avoid costly and time consuming design spins due to simulation / HW mismatches, invalid constraints and clocking issues. The Visual Verification Suite is designed, tested and supported in the United States of America.