SiFive and Rambus to Provide IP to the 'DesignShare' Economy
RISC-V leader adds cryptography cores and services to improve IoT end-point security while reducing costs and easing development of custom open source-based silicon
SAN MATEO, Calif. – August 21, 2017 – SiFive, the first fabless provider of customized, open-source-enabled semiconductors, today announced it will partner with Rambus, (NASDAQ: RMBS), a leader in digital security, semiconductor and IP products and services, to make Rambus cryptography technology available for the SiFive Freedom platforms. To speed time to market and remove the barriers that traditionally have blocked smaller players from developing custom silicon, leading companies in the semiconductor ecosystem have developed a new DesignShare concept, which offers IP at a reduced cost.
RISC-V processor ![]() RISC-V Processor - 32 bit, 3-stage ![]() RISC-V Processor - RV12 - 32/64 bit, Single Core CPU ![]() Compact Implementation of the RISC-V RV32IMC ISA ![]() | Related |
The DesignShare model gives any company, inventor or maker the ability to harness the power of custom silicon, enabling an entirely new range of applications. Companies like SiFive, Rambus and other ecosystem partners provide low- or no-cost IP to emerging companies, lowering the upfront engineering costs required to bring a custom chip design based on the SiFive Freedom platform to realization.
“To fulfill our mission to democratize access to custom silicon and upend the stagnant semiconductor industry, SiFive is committed to recruiting leading-edge companies like Rambus to help us revolutionize SoC design,” said Naveed Sherwani, CEO of SiFive. “The growing ecosystem of DesignShare IP providers ensures that aspiring system designers have a catalog of IP from which to choose when designing their SoC. We’re thrilled that Rambus has joined us in enabling innovation through DesignShare, and we look forward to future success together.”
Rambus will collaborate with SiFive to provide critical security components such as cryptographic cores, hardware root-of- trust, key provisioning and high-value services that are enabled by design.
“Rambus and SiFive share a similar philosophy of easing the path to designing innovative and cost-effective SoCs,” said Martin Scott, senior vice president and general manager of Rambus Security Division. “SiFive and Rambus have agreed to partner with an intent of providing chip- to-cloud- to-crowd security solutions that easily integrate with the SiFive Freedom platform and support the open and growing RISC-V hardware ecosystem. Our security cores embedded in Freedom Platform SOCs will enable secure in-field device connection and attestation for updates and diagnostics.”
SiFive was founded by the inventors of RISC-V – Yunsup Lee, Andrew Waterman and Krste Asanovic – with a mission to democratize access to custom silicon. In its first six months of availability, more than 1,000 HiFive1 software development boards have been purchased and delivered to developers in over 40 countries. Additionally, the company has engaged with multiple customers across its IP and SoC products, started shipping the industry’s first RISC-V SoC in November 2016 and announced the availability of its Coreplex RISC-V based IP earlier this month. SiFive’s innovative “study, evaluate, buy” licensing model dramatically simplifies the IP licensing process, and removes traditional road blocks that have limited access to customized, leading edge silicon.
About SiFive
SiFive is the first fabless provider of customized semiconductors based on the free and open RISC-V instruction set architecture. Founded by RISC-V inventors Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive democratizes access to custom silicon by helping system designers reduce time-to- market and realize cost savings with customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.
|
Related News
- Corigine adds certified USB IP to SiFive's Growing DesignShare Economy to Accelerate Adoption of RISC-V
- SiFive and eMemory Bring Embedded Memory to the DesignShare Economy to Accelerate Development of RISC-V Silicon
- SiFive and UltraSoC partner to accelerate RISC-V development through DesignShare
- 赛昉科技结合跃昉科技助力格兰仕集团推出首款RISC-V家电物联网模组
- Intensivate Engages SiFive's RISC-V Expertise to Develop Leading Accelerator
Breaking News
- New Vidatronic CTO to Innovate and Scale Technology
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
- SiFive To Present New Technologies At RISC-V Summit 2019
- Andes certifies Imperas models and simulator as reference for new Andes RISC-V Vectors Core with lead customers and partners
- BrainChip and Tata Consultancy Services (TCS) jointly Present a Demonstration Featuring Its Akida Neuromorphic Technology Platform at NeurIPS 2019
Most Popular
- SiFive To Present New Technologies At RISC-V Summit 2019
- Lift off: De-RISC to create first RISC-V, fully European platform for space
- Andes Presents Ground-Breaking 27-Series Processor at RISC-V Summit 2019
- New Vidatronic CTO to Innovate and Scale Technology
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |