English
Hot Chips Spotlights Chip Stacks
Chiplets seen as the future of IP blocks
Rick Merritt, EETimes
8/23/2017 00:01 AM EDT
CUPERTINO, Calif. – A U.S. research effort aims to nurture an ecosystem for designing semiconductors from plug-and-play chiplets. It arrives at a time when rivals such as Intel and Xilinx are using proprietary packaging techniques to differentiate competing FPGAs.
Over the next eight months, the Common Heterogeneous Integration and IP Reuse Strategies (CHIPS) program under the Defense Advanced Research Projects Agency aims to define and test open chip interfaces. Within three years it hopes multiple companies will use the links to connect a wide range of die to form sophisticated components.
Intel has signed up for the program, and others are expected to follow soon. Internally, the x86 giant is debating whether to open up parts of its embedded multi-die interconnect bridge (EMIB) as part of its participation. The company gave the most detailed look at EMIB to date at the Hot Chips event here.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- THINCI Inc. Will Present Its Next-Generation Graph Streaming Processor Architecture At the Hot Chips Symposium
- Achronix to Attend HOT CHIPS: A Symposium on High Performance Chips
- IPFlex to Introduce Industry-Leading Dynamically Reconfigurable Processor and C-Based Design Environment at Hot Chips 17 and HPEC 2005
- Cambricon employs Moortec's embedded PVT Monitoring Subsystem IP to their Artificial Intelligence (AI) and Machine Learning Chips
- Brite Semiconductor partners with SaberTek, Inc. to develop low-cost transceiver chips for WiSUN and 802.11ah
Breaking News
- CommSolid is now a Member of 3GPP and ETSI
- Synopsys' New ARC Secure IP Subsystem Addresses Security Threats in Embedded SIM and Other High-Value Embedded Applications
- ArterisIP Ncore Cache Coherent Interconnect and Resilience Package Licensed by NXP
- Synopsys Strengthens Design-Technology Co-Optimization Solution with Acquisition of QuantumWise
- Intel Custom Foundry Certifies Synopsys Design Platform for Intel's 22nm FinFET Low Power Process Technology
Most Popular
- iPhone X chip shows problems of Imagination
- China condemns protectionism after Lattice deal blocked
- Intel Technology and Manufacturing Day in China Showcases 10 nm Updates, FPGA Progress and Industry's First 64-Layer 3D NAND for Data Center
- Chip Consolidation Nearly Over, Analyst Says
- Intel Custom Foundry Certifies Synopsys Design Platform for Intel's 22nm FinFET Low Power Process Technology
