Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
Achronix to Speak at D&R IP-SOC Conference in Shanghai
SANTA CLARA, CA-- September 5, 2017 --
What:
Achronix, developer of Speedster™ FPGAs, Speedcore™ eFPGAs and design tools, will be participating in the D&R IP-SOC conference in Shanghai, China.
Eric Law, Achronix, will be speaking about "Speedcore eFPGAs: Revolutionizing the high-performance computing landscape."
When:
Thursday, September 14, 2017. Eric Law will present during session 3a which begins at 14:00. For conference schedule: http://www.design-reuse-embedded.com/ipsocdays/shanghai2017.jsp
Where:
Evergreen Laurel Hotel
No 1136, Zu Chongzhi Road, Pudong New District, Pudong, 201203 Shanghai, China
For a one-on-one meeting, contact Eric Law, eric@achronix.com.
About Achronix Semiconductor Corporation
Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, California. The Company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro. The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.
|
Related News
- Avant Technology Inc. Will Represent Cortus at D&R IP-SoC Days 2011 - Shanghai
- Evatronix to Discuss Multi-configuration Challenges in IP Design at the D&R IP-SoC Day in Tel-Aviv
- Achronix Presentation at D&R IP SoC China will Detail Accelerating Computing at the Edge with Speedcore eFPGAs
- Inside Secure Embedded Security Expert to Speak at the IP-SOC 2013 Conference and Exhibition
- Cadence Opens Expanded Shanghai Sales Office and R&D Center
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |