PathPartner Technology and Accelize Announce Availability of HEVC / H.265 FPGA Decoder for QuickPlay Development Platform
Freement, CA ‐‐ Sep 11, 2017 ‐‐ Pathpartner Technology, a leading provider of multimedia IP cores, software licensable modules and full-stack services, announces partnership with Accelize, a leading enabler of FPGA Acceleration-as-a-Service.
Accelize brings a paradigm shift to the FPGA and Cloud industry with its QuickPlay® & QuickStore® products. FPGA accelerators can be deployed on premise or as a service on Cloud Service Providers’ instances. The pool of available functionality will now also include IP cores from Pathpartner Technology, beginning with decoding, but soon to include other video processing modules.
“The tidal wave of Acceleration of Cloud Services using FPGAs is coming upon the industry fast and Accelize is uniquely positioned to address that”, says Stephane Monboisset, Director of Marketing and Business Development at Accelize. “Pathpartner Technology is known worldwide for the quality of its video IP cores, and having them join us on this journey not only enables Accelize to address the growing demand for video transcoding solutions, but also plays as testimony to the quality of the ecosystem that we are building with the QuickAlliance.”
Pathpartner’s HEVC decoder on QuickPlay
Licensable ultra-low-latency universal HEVC decoder on Xilinx and Altera platforms
- Supports IPP, IBBP and Random access.
- Supports 8-bit and 10-bit.
- Decodes in real-time 4KP30 or lower.
- Fully compliant to ITU-T H.265 standard and supports Main-10 profile decoding
Characterized by minimal power-consumption and physical resource utilization, the high efficiency decoders perform with least resource utilization at 1080p @120 fps/4KP30 on FPGAs. The ultra-low-latency decoders support main profiles and up to Level 5.1
RamKishor Korada, Global head of Sales and Business Development at Pathpartner Technology says, “QuickPlay not only makes it easy for companies to use our IP blocks, but considerably reduces our effort in integrating our IP on various cloud platforms. Now our traditional software only based customers, can also integrate our FPGA based HEVC decoder IP block into their cloud workflow, strongly augmenting our current software only offerings.”
About Pathpartner Technology
Pathpartner Technology (California, USA) offers design, development and integration services in advanced embedded technology. Based out of California, USA; PathPartner Technology Inc is an affiliate of PathPartner Technology Pvt. Ltd., Bangalore. Pathpartner Technology will be showcasing its HEVC offerings at IBC 2017 at RAI Amsterdam, Netherlands from 12-16 September. For more information about Pathpartner Technology and to schedule a meeting: hevc.pathpartnertech.com
|
Related News
- NGCodec and PathPartner Technology jointly demonstrate H.265/HEVC codecs running on Xilinx FPGA's at the IBC Show
- NGCodec and PathPartner Technology jointly demonstrate H.265/HEVC codecs running on Xilinx FPGA's at the NAB Show
- PathPartner Technology Announces HEVC (H.265) Decoder on ARM Cortex-A Family Processors
- Ittiam Systems Announces Availability and Software Licensing of HEVC (H.265) Video Encoder and Decoder for Professional, Enterprise and Consumer Digital Media Markets
- PathPartner Technology unveils FPGA based HEVC & HEIF 4K Decoder on Amazon AWS EC2 Cloud
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |